From: Jani Nikula <jani.nikula@linux.intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH 00/14] drm/i915/dsi: ICL+ DSI modeset sequence fixes
Date: Wed, 03 May 2023 11:59:35 +0300 [thread overview]
Message-ID: <87y1m5zt6w.fsf@intel.com> (raw)
In-Reply-To: <20230425105450.18441-1-ville.syrjala@linux.intel.com>
On Tue, 25 Apr 2023, Ville Syrjala <ville.syrjala@linux.intel.com> wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> A bunch of changes to the ICL+ DSI modeset sequences.
> The hope is that these might help with
> https://gitlab.freedesktop.org/drm/intel/-/issues/7717
This needs a rebase, and I left some minor comments inline.
I can't claim I did an in-depth review, but I also don't think anyone's
going to have that as a priority either. I looked at every patch,
thought the changes made sense, and pretty much matched what it said on
the box, but I did not peruse the specs or other driver code. I'm
inclined to rely more on the test results from the issue. Would be great
to try to ping the folks in the already closed, related bugs, for
testing as well to ensure this doesn't break anything for
them. Especially if we're trying to Cc: stable this stuff, if we can't
pinpoint the exact change that fixes the reported issue.
Anyway, overall on the series,
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
>
> Ville Syrjälä (14):
> drm/i915/icl: Do panel power on + reset deassert earlier on icl+
> drm/i915/dsi: Do display on sequence later on icl+
> drm/i915/dsi: Always do panel power up delay on icl+
> drm/i915/dsi: Print the VBT MIPI sequence delay duration
> drm/i915/dsi: Split icl+ D-PHY vs. DSI timing steps
> drm/i915/dsi: Gate DSI clocks earlier
> drm/i915/dsi: Respect power cycle delay on icl+
> drm/i915/dsi: Implement encoder->shutdown() for icl+
> drm/i915/dsi: Move most things from .enable() into .post_disable()
> drm/i915/dsi: Do DSC/scaler disable earlier on icl+
> drm/i915/dsi: Respect power_off_delay on icl+
> drm/i915/dsi: Move panel reset+power off to be the last thing
> drm/i915/dsi: Grab the crtc from the customary place
> drm/i915/dsi: Remove weird has_pch_encoder asserts
>
> drivers/gpu/drm/i915/display/icl_dsi.c | 127 +++++++++++--------
> drivers/gpu/drm/i915/display/intel_dsi.c | 20 +++
> drivers/gpu/drm/i915/display/intel_dsi.h | 2 +
> drivers/gpu/drm/i915/display/intel_dsi_vbt.c | 2 +-
> drivers/gpu/drm/i915/display/vlv_dsi.c | 23 ----
> 5 files changed, 100 insertions(+), 74 deletions(-)
--
Jani Nikula, Intel Open Source Graphics Center
prev parent reply other threads:[~2023-05-03 8:59 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-25 10:54 [Intel-gfx] [PATCH 00/14] drm/i915/dsi: ICL+ DSI modeset sequence fixes Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 01/14] drm/i915/icl: Do panel power on + reset deassert earlier on icl+ Ville Syrjala
2023-05-03 8:48 ` Jani Nikula
2023-04-25 10:54 ` [Intel-gfx] [PATCH 02/14] drm/i915/dsi: Do display on sequence later " Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 03/14] drm/i915/dsi: Always do panel power up delay " Ville Syrjala
2023-05-03 8:49 ` Jani Nikula
2023-04-25 10:54 ` [Intel-gfx] [PATCH 04/14] drm/i915/dsi: Print the VBT MIPI sequence delay duration Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 05/14] drm/i915/dsi: Split icl+ D-PHY vs. DSI timing steps Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 06/14] drm/i915/dsi: Gate DSI clocks earlier Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 07/14] drm/i915/dsi: Respect power cycle delay on icl+ Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 08/14] drm/i915/dsi: Implement encoder->shutdown() for icl+ Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 09/14] drm/i915/dsi: Move most things from .enable() into .post_disable() Ville Syrjala
2023-05-03 8:52 ` Jani Nikula
2023-04-25 10:54 ` [Intel-gfx] [PATCH 10/14] drm/i915/dsi: Do DSC/scaler disable earlier on icl+ Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 11/14] drm/i915/dsi: Respect power_off_delay " Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 12/14] drm/i915/dsi: Move panel reset+power off to be the last thing Ville Syrjala
2023-05-03 8:53 ` Jani Nikula
2023-04-25 10:54 ` [Intel-gfx] [PATCH 13/14] drm/i915/dsi: Grab the crtc from the customary place Ville Syrjala
2023-04-25 10:54 ` [Intel-gfx] [PATCH 14/14] drm/i915/dsi: Remove weird has_pch_encoder asserts Ville Syrjala
2023-04-25 11:45 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915/dsi: ICL+ DSI modeset sequence fixes Patchwork
2023-04-25 11:58 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-04-25 16:57 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2023-05-03 8:59 ` Jani Nikula [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87y1m5zt6w.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox