Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2018-03-27 23:39:51 to 2018-03-29 08:09:03 UTC [more...]

[PATCH] drm/i915: Don't deballoon unused ggtt drm_mm_node in linux guest
 2018-03-29 10:58 UTC  (2+ messages)
` ✓ Fi.CI.BAT: success for "

[PATCH v18 00/18] Add NV12 support
 2018-03-29  8:05 UTC  (6+ messages)
` [PATCH v18 01/18] drm/i915/skl+: rename skl_wm_values struct to skl_ddb_values
` [PATCH v18 02/18] drm/i915/skl+: refactor WM calculation for NV12
` [PATCH v18 03/18] drm/i915/skl+: add NV12 in skl_format_to_fourcc
` [PATCH v18 04/18] drm/i915/skl+: support verification of DDB HW state for NV12
` [PATCH v18 05/18] drm/i915/skl+: NV12 related changes for WM

[PATCH 1/1] drm/i915: move audio component intialization before audio driver use it
 2018-03-29  8:07 UTC  (2+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/1] "

[PATCH 0/8] ICL PLLs, DP/HDMI and misc display, v2
 2018-03-29  7:53 UTC  (12+ messages)
` [PATCH 1/8] drm/i915/icl: Don't set pipe CSC/Gamma in PLANE_COLOR_CTL
` [PATCH 2/8] drm/i915/icl: add definitions for the ICL PLL registers
` [PATCH 3/8] drm/i915/icl: add basic support for the ICL clocks
` [PATCH 4/8] drm/i915/icl: compute the combo PHY (DPLL) HDMI registers
` [PATCH 5/8] drm/i915/icl: compute the combo PHY (DPLL) DP registers
` [PATCH 6/8] drm/i915/icl: compute the MG PLL registers
` [PATCH 7/8] drm/i915/icl: Implement voltage swing programming sequence for Combo PHY DDI
` [PATCH 8/8] drm/i915/icl: Fix the DP Max Voltage for ICL
` ✗ Fi.CI.CHECKPATCH: warning for ICL PLLs, DP/HDMI and misc display (rev5)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[RFC v1] Data port coherency control for UMDs
 2018-03-29  7:42 UTC  (6+ messages)

[PATCH] drm/i915: warn only once about ddi translation table missing
 2018-03-29  7:17 UTC  (4+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "

[CI 1/2] drm/i915/guc: enable guc interrupts unconditionally in uc_resume
 2018-03-29  6:38 UTC  (4+ messages)
` [CI 2/2] HAX enable GuC submission for CI
` ✓ Fi.CI.BAT: success for series starting with [CI,1/2] drm/i915/guc: enable guc interrupts unconditionally in uc_resume
` ✗ Fi.CI.IGT: failure "

[PATCH i-g-t v3] tests/kms_rotation_crc: Move platform checks to one place for non exhaust fence cases
 2018-03-29  6:19 UTC  (6+ messages)

Subject: [PATCH 1/1] drm/i915: move audio component intialization before audio
 2018-03-29  6:16 UTC 

[PATCH] drm/i915/breadcrumbs: Keep the fake irq armed across reset
 2018-03-29  2:22 UTC  (4+ messages)
` [PATCH v2] "
` ✓ Fi.CI.BAT: success for drm/i915/breadcrumbs: Keep the fake irq armed across reset (rev2)
` ✗ Fi.CI.IGT: failure "

[PATCH] drm/i915: Only warn for might_sleep() before a slow wait_for_register
 2018-03-29  1:45 UTC  (6+ messages)
` ✓ Fi.CI.BAT: success for "
` ✗ Fi.CI.IGT: failure "

[PATCH 0/9] GPU-bound energy efficiency improvements for the intel_pstate driver
 2018-03-29  1:20 UTC  (17+ messages)
` [PATCH 1/9] cpufreq: Implement infrastructure keeping track of aggregated IO active time
` [PATCH 2/9] Revert "cpufreq: intel_pstate: Replace bxt_funcs with core_funcs"
` [PATCH 3/9] Revert "cpufreq: intel_pstate: Shorten a couple of long names"
` [PATCH 4/9] Revert "cpufreq: intel_pstate: Simplify intel_pstate_adjust_pstate()"
` [PATCH 5/9] Revert "cpufreq: intel_pstate: Drop ->update_util from pstate_funcs"
` [PATCH 6/9] cpufreq/intel_pstate: Implement variably low-pass filtering controller for small core
` [PATCH 7/9] SQUASH: cpufreq/intel_pstate: Enable LP controller based on ACPI FADT profile
` [PATCH 8/9] OPTIONAL: cpufreq/intel_pstate: Expose LP controller parameters via debugfs
` [PATCH 9/9] drm/i915/execlists: Report GPU rendering as IO activity to cpufreq

[PATCH] drm/i915/execlists: Consistent seqno reporting in GEM_TRACE
 2018-03-29  0:30 UTC  (4+ messages)
` ✓ Fi.CI.BAT: success for "
` ✗ Fi.CI.IGT: failure "

[PATCH v3 01/10] drm: Add DP PSR2 sink enable bit
 2018-03-29  0:20 UTC  (12+ messages)
` [PATCH v3 02/10] drm: Add DP last received PSR SDP VSC register and bits
` [PATCH v3 03/10] drm/i915/psr: Nuke aux frame sync
` [PATCH v3 04/10] drm/i915/psr: Tie PSR2 support to Y coordinate requirement
` [PATCH v3 05/10] drm/i915/psr/cnl: Enable Y-coordinate support in source
` [PATCH v3 06/10] drm/i915/psr: Do not override PSR2 sink support
` [PATCH v3 07/10] drm/i915/psr: Use PSR2 macro for PSR2
` [PATCH v3 08/10] drm/i915/psr: Cache sink synchronization latency
` [PATCH v3 09/10] drm/i915/psr: Set DPCD PSR2 enable bit when needed
` [PATCH v3 10/10] drm/i915/debugfs: Print sink PSR status
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [v3,01/10] drm: Add DP PSR2 sink enable bit
` ✗ Fi.CI.BAT: "

[CI] drm/i915: Avoid sleeping inside per-engine reset
 2018-03-29  0:01 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for "

[PATCH v2 1/4] drm/i915: Enable edp psr error interrupts on hsw
 2018-03-28 23:44 UTC  (7+ messages)
` [PATCH v2 3/4] drm/i915/psr: Control PSR interrupts via debugfs

Sleepless per-engine resests
 2018-03-28 23:38 UTC  (23+ messages)
` [PATCH 01/15] drm/i915/execlists: Refactor out complete_preempt_context()
` [PATCH 02/15] drm/i915: Move engine reset prepare/finish to backends
` [PATCH 03/15] drm/i915: Split execlists/guc reset prepartions
` [PATCH 04/15] drm/i915/execlists: Flush pending preemption events during reset
` [PATCH 05/15] drm/i915/selftests: Add basic sanitychecks for execlists
` [PATCH 06/15] drm/i915: Only warn for might_sleep() before a slow wait_for_register
` [PATCH 07/15] drm/i915/breadcrumbs: Keep the fake irq armed across reset
` [PATCH 08/15] drm/i915: Combine tasklet_kill and tasklet_disable
` [PATCH 09/15] drm/i915: Stop parking the signaler around reset
` [PATCH 10/15] drm/i915: Avoid sleeping inside per-engine reset
` [PATCH 11/15] drm/i915/execlists: Force preemption via reset on timeout
` [PATCH 12/15] drm/i915/execlists: Try preempt-reset from softirq context
` [PATCH 13/15] drm/i915/preemption: Select timeout when scheduling
` [PATCH 14/15] drm/i915: Use a preemption timeout to enforce interactivity
` [PATCH 15/15] drm/i915: Allow user control over preempt timeout on the important context
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/15] drm/i915/execlists: Refactor out complete_preempt_context()
` ✗ Fi.CI.BAT: failure "

[PATCH v1] drm/i915/gen11: Preempt-to-idle support in execlists
 2018-03-28 22:28 UTC  (4+ messages)

[PATCH v4 2/2] drm/i915: Implement WaProgramMgsrForL3BankSpecificMmioReads
 2018-03-28 21:51 UTC  (5+ messages)
` [PATCH v5 "

[PATCH] drm/i915/selftests: Add basic sanitychecks for execlists
 2018-03-28 20:50 UTC  (4+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[RFC i-g-t] intel-gpu-top: Rewrite the tool to be safe to use
 2018-03-28 20:11 UTC  (4+ messages)
` [igt-dev] "

[PATCH v5 00/12] drm/i915/guc: Support for Guc responses and requests
 2018-03-28 19:52 UTC  (3+ messages)
` ✗ Fi.CI.IGT: failure for drm/i915/guc: Support for Guc responses and requests (rev5)

[PATCH] drm/i915/execlists: Reset ring registers on rebinding contexts
 2018-03-28 19:30 UTC  (8+ messages)
` ✗ Fi.CI.IGT: failure for "

[PULL] drm-misc-next-fixes
 2018-03-28 19:13 UTC 

[PATCH 1/8] drm/i915/guc: Use _FW variants for mmio access in GuC irq handler
 2018-03-28 16:56 UTC  (5+ messages)

[PATCH 2/2] drm/tinydrm: Make fb_dirty into a lower level hook
 2018-03-28 16:23 UTC  (4+ messages)
` [PATCH v2 "

[PATCH] drm/i915: Add debugfs file to clear FIFO underruns
 2018-03-28 16:20 UTC  (4+ messages)
` ✗ Fi.CI.BAT: failure for "

[PATCH v4 1/2] drm/i915/cnl: Implement WaProgramMgsrForCorrectSliceSpecificMmioReads
 2018-03-28 16:11 UTC  (8+ messages)
` [PATCH v5 "

[PATCH v5 10/12] drm/i915/guc: Handle default action received over CT
 2018-03-28 16:05 UTC  (4+ messages)
` [PATCH v7 "

[PATCH v5 1/8] drm/i915: Correctly handle error path in i915_gem_init_hw
 2018-03-28 15:51 UTC  (13+ messages)
` [PATCH v5 2/8] drm/i915/uc: Disable GuC submission during sanitize
` [PATCH v5 3/8] drm/i915/guc: Restore symmetric doorbell cleanup
` [PATCH v5 4/8] drm/i915/uc: Fully sanitize uC in uc_fini_hw
` [PATCH v5 5/8] drm/i915/uc: Use correct error code for GuC initialization failure
` [PATCH v5 8/8] HAX: Enable GuC for CI
` ✗ Fi.CI.IGT: failure for series starting with [v5,1/8] drm/i915: Correctly handle error path in i915_gem_init_hw

[PATCH v17 00/19] Add NV12 support
 2018-03-28 15:49 UTC  (22+ messages)
` [PATCH v17 01/19] drm/i915/skl+: rename skl_wm_values struct to skl_ddb_values
` [PATCH v17 02/19] drm/i915/skl+: refactor WM calculation for NV12
` [PATCH v17 03/19] drm/i915/skl+: add NV12 in skl_format_to_fourcc
` [PATCH v17 04/19] drm/i915/skl+: support verification of DDB HW state for NV12
` [PATCH v17 05/19] drm/i915/skl+: NV12 related changes for WM
` [PATCH v17 06/19] drm/i915/skl+: pass skl_wm_level struct to wm compute func
` [PATCH v17 07/19] drm/i915/skl+: make sure higher latency level has higher wm value
` [PATCH v17 08/19] drm/i915/skl+: nv12 workaround disable WM level 1-7
` [PATCH v17 09/19] drm/i915/skl: split skl_compute_ddb function
` [PATCH v17 10/19] drm/i915: Set scaler mode for NV12
` [PATCH v17 11/19] drm/i915: Update format_is_yuv() to include NV12
` [PATCH v17 12/19] drm/i915: Upscale scaler max scale for NV12
` [PATCH v17 13/19] drm/i915: Add NV12 as supported format for primary plane
` [PATCH v17 14/19] drm/i915: Add NV12 as supported format for sprite plane
` [PATCH v17 15/19] drm/i915: Add NV12 support to intel_framebuffer_init
` [PATCH v17 16/19] drm/i915: Enable YUV to RGB for Gen10 in Plane Ctrl Reg
` [PATCH v17 17/19] drm/i915: Display WA 827
` [PATCH v17 18/19] drm/i915: Add checks to primary plane
` [PATCH v17 19/19] drm/i915: Do not truncate fb sizes for NV12
` ✓ Fi.CI.BAT: success for Add NV12 support (rev5)
` ✓ Fi.CI.IGT: "

[PATCH] drm: Use srcu to protect drm_device.unplugged
 2018-03-28 15:09 UTC  (5+ messages)
` ✗ Fi.CI.SPARSE: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH 2/3] drm/i915/execlists: Delay updating ring register state after resume
 2018-03-28 13:40 UTC  (3+ messages)
` [PATCH v2] "

[PATCH v4] drm/i915: Use correct reST syntax for WOPCM and GuC kernel-doc diagrams
 2018-03-28 12:19 UTC  (3+ messages)

[PATCH 1/8] drm/i915/icl: Check for fused-off VDBOX and VEBOX instances
 2018-03-28 11:36 UTC  (5+ messages)

[PATCH 00/27] ICL basic enabling + GEM
 2018-03-28 11:34 UTC  (4+ messages)
` [PATCH 10/27] drm/i915/icl: Enhanced execution list support
  ` [PATCH 27/27] drm/i915/gen11: add support for reading the timestamp frequency

[PATCH 1/3] drm/i915/execlists: Reset ring registers on rebinding contexts
 2018-03-28 11:31 UTC  (5+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915/execlists: Reset ring registers on rebinding contexts (rev2)
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH 1/2] drm/i915/cnl: Implement WaProgramMgsrForCorrectSliceSpecificMmioReads
 2018-03-28  9:37 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for series starting with [v5,1/2] drm/i915/cnl: Implement WaProgramMgsrForCorrectSliceSpecificMmioReads (rev5)
` ✓ Fi.CI.IGT: "

[PATCH 1/2] drm/dp: Move DPCD_REV_XX to drm_dp_helper
 2018-03-28  9:02 UTC  (3+ messages)
` ✓ Fi.CI.IGT: success for series starting with [1/2] "

Forced preemption gedankenexperiment
 2018-03-28  8:59 UTC  (5+ messages)
` [PATCH 08/11] drm/i915/execlists: Force preemption via reset on timeout

[RFC PATCH i-g-t 0/3] Test the plane formats on the Chamelium
 2018-03-28  8:30 UTC  (4+ messages)

[PULL] more gvt-next-fixes for 4.17
 2018-03-28  8:26 UTC  (5+ messages)

[PATCH v4 1/2] drm: Use srcu to protect drm_device.unplugged
 2018-03-28  7:20 UTC  (2+ messages)
  ` [Intel-gfx] "

[PATCH 1/3] drm: prefer inline over __inline__
 2018-03-28  6:36 UTC  (5+ messages)
` [PATCH 3/3] drm: make drm_core_check_feature() bool that it is
` ✓ Fi.CI.IGT: success for series starting with [1/3] drm: prefer inline over __inline__

[PATCH 01/12] drm: Add DP PSR2 sink enable bit
 2018-03-28  3:35 UTC  (7+ messages)
` [PATCH 04/12] drm/i915/psr: Tie PSR2 support to Y coordinate requirement


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox