messages from 2019-02-05 15:50:57 to 2019-02-06 18:23:53 UTC [more...]
[PATCH v4 0/3] Support 64 bpp half float formats
2019-02-06 18:23 UTC (5+ messages)
` [PATCH v4 1/3] drm/fourcc: Add "
` [PATCH v4 2/3] drm/i915: Refactor icl_is_hdr_plane
` [PATCH v4 3/3] drm/i915/icl: Implement half float formats
` ✗ Fi.CI.CHECKPATCH: warning for Support 64 bpp half float formats (rev5)
[PATCH 0/6] drm/drv: Remove drm_dev_unplug()
2019-02-06 18:10 UTC (11+ messages)
` [PATCH 2/6] drm/drv: Prepare to remove drm_dev_unplug()
` [Intel-gfx] "
[PATCH 1/8] drm/i915: Hack and slash, throttle execbuffer hogs
2019-02-06 18:03 UTC (11+ messages)
` [PATCH 2/8] drm/i915: Defer removing fence register tracking to rpm wakeup
` [PATCH 3/8] drm/i915: Revoke mmaps and prevent access to fence registers across reset
` [PATCH 4/8] drm/i915: Force the GPU reset upon wedging
` [PATCH 5/8] drm/i915: Uninterruptibly drain the timelines on unwedging
` [PATCH 6/8] drm/i915: Wait for old resets before applying debugfs/i915_wedged
` [PATCH 7/8] drm/i915: Serialise resets with wedging
` [PATCH 8/8] drm/i915: Don't claim an unstarted request was guilty
` ✗ Fi.CI.SPARSE: warning for series starting with [1/8] drm/i915: Hack and slash, throttle execbuffer hogs
` ✗ Fi.CI.BAT: failure "
[PATCH] drm/i915: Defer removing fence register tracking to rpm wakeup
2019-02-06 17:09 UTC (2+ messages)
` ✓ Fi.CI.BAT: success for "
[PATCH v10 01/40] components: multiple components for a device
2019-02-06 16:45 UTC (4+ messages)
` [PATCH 1/3] component: Add documentation
` [PATCH 2/3] components: multiple components for a device
` [PATCH 3/3] drm/doc: document recommended component helper usage
The road to load balancing
2019-02-06 16:18 UTC (58+ messages)
` [PATCH 01/46] drm/i915: Hack and slash, throttle execbuffer hogs
` [PATCH 02/46] drm/i915: Revoke mmaps and prevent access to fence registers across reset
` [PATCH 03/46] drm/i915: Force the GPU reset upon wedging
` [PATCH 04/46] drm/i915: Uninterruptibly drain the timelines on unwedging
` [PATCH 05/46] drm/i915: Wait for old resets before applying debugfs/i915_wedged
` [PATCH 06/46] drm/i915: Serialise resets with wedging
` [PATCH 07/46] drm/i915: Don't claim an unstarted request was guilty
` [PATCH 08/46] drm/i915/execlists: Suppress mere WAIT preemption
` [PATCH 09/46] drm/i915/execlists: Suppress redundant preemption
` [PATCH 10/46] drm/i915: Make request allocation caches global
` [PATCH 11/46] drm/i915: Keep timeline HWSP allocated until idle across the system
` [PATCH 12/46] drm/i915/execlists: Refactor out can_merge_rq()
` [PATCH 13/46] drm/i915: Compute the global scheduler caps
` [PATCH 14/46] drm/i915: Use HW semaphores for inter-engine synchronisation on gen8+
` [PATCH 15/46] drm/i915: Prioritise non-busywait semaphore workloads
` [PATCH 16/46] drm/i915: Show support for accurate sw PMU busyness tracking
` [PATCH 17/46] drm/i915: Apply rps waitboosting for dma_fence_wait_timeout()
` [PATCH 18/46] drm/i915: Replace global_seqno with a hangcheck heartbeat seqno
` [PATCH 19/46] drm/i915/pmu: Always sample an active ringbuffer
` [PATCH 20/46] drm/i915: Remove access to global seqno in the HWSP
` [PATCH 21/46] drm/i915: Remove i915_request.global_seqno
` [PATCH 22/46] drm/i915: Force GPU idle on suspend
` [PATCH 23/46] drm/i915/selftests: Improve switch-to-kernel-context checking
` [PATCH 24/46] drm/i915: Do a synchronous switch-to-kernel-context on idling
` [PATCH 25/46] drm/i915: Store the BIT(engine->id) as the engine's mask
` [PATCH 26/46] drm/i915: Refactor common code to load initial power context
` [PATCH 27/46] drm/i915: Reduce presumption of request ordering for barriers
` [PATCH 28/46] drm/i915: Remove has-kernel-context
` [PATCH 29/46] drm/i915: Introduce the i915_user_extension_method
` [PATCH 30/46] drm/i915: Track active engines within a context
` [PATCH 31/46] drm/i915: Introduce a context barrier callback
` [PATCH 32/46] drm/i915: Create/destroy VM (ppGTT) for use with contexts
` [PATCH 33/46] drm/i915: Extend CONTEXT_CREATE to set parameters upon construction
` [PATCH 34/46] drm/i915: Allow contexts to share a single timeline across all engines
` [PATCH 35/46] drm/i915: Fix I915_EXEC_RING_MASK
` [PATCH 36/46] drm/i915: Remove last traces of exec-id (GEM_BUSY)
` [PATCH 37/46] drm/i915: Re-arrange execbuf so context is known before engine
` [PATCH 38/46] drm/i915: Allow a context to define its set of engines
` [PATCH 39/46] drm/i915: Extend I915_CONTEXT_PARAM_SSEU to support local ctx->engine[]
` [PATCH 40/46] drm/i915: Pass around the intel_context
` [PATCH 41/46] drm/i915: Split struct intel_context definition to its own header
` [PATCH 42/46] drm/i915: Move over to intel_context_lookup()
` [PATCH] "
` [PATCH 43/46] drm/i915: Load balancing across a virtual engine
` [PATCH 44/46] drm/i915: Extend execution fence to support a callback
` [PATCH 45/46] drm/i915/execlists: Virtual engine bonding
` [PATCH 46/46] drm/i915: Allow specification of parallel execbuf
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/46] drm/i915: Hack and slash, throttle execbuffer hogs
` ✗ Fi.CI.BAT: failure "
` ✗ Fi.CI.SPARSE: warning "
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/46] drm/i915: Hack and slash, throttle execbuffer hogs (rev2)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "
[PATCH 1/7] drm/i915: Hack and slash, throttle execbuffer hogs
2019-02-06 15:08 UTC (11+ messages)
` [PATCH 2/7] drm/i915: Revoke mmaps and prevent access to fence registers across reset
` [PATCH 3/7] drm/i915: Force the GPU reset upon wedging
` [PATCH 4/7] drm/i915: Uninterruptibly drain the timelines on unwedging
` [PATCH 5/7] drm/i915: Wait for old resets before applying debugfs/i915_wedged
` [PATCH 6/7] drm/i915: Serialise resets with wedging
` [PATCH 7/7] drm/i915: Don't claim an unstarted request was guilty
` ✗ Fi.CI.SPARSE: warning for series starting with [1/7] drm/i915: Hack and slash, throttle execbuffer hogs
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH] drm/dsc: Add kernel documentation for DRM DP DSC helpers
2019-02-06 14:30 UTC (9+ messages)
` [PATCH v2] "
` ✗ Fi.CI.CHECKPATCH: warning for drm/dsc: Add kernel documentation for DRM DP DSC helpers (rev2)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH 1/2] drm/i915: Bump skl+ wm blocks to 11 bits
2019-02-06 13:18 UTC (7+ messages)
` [PATCH 2/2] drm/i915: Just use icl+ definition for PLANE_WM blocks field
` ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Bump skl+ wm blocks to 11 bits
` ✓ Fi.CI.IGT: "
[PATCH v3 0/3] Support 64 bpp half float formats
2019-02-06 12:43 UTC (9+ messages)
` [PATCH v3 1/3] drm/fourcc: Add "
` [PATCH v3 2/3] drm/i915: Refactor icl_is_hdr_plane
` [PATCH v3 3/3] drm/i915/icl: Implement half float formats
` ✗ Fi.CI.CHECKPATCH: warning for Support 64 bpp half float formats (rev4)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH v10 00/40] drm/i915: Implement HDCP2.2
2019-02-06 10:27 UTC (8+ messages)
` [PATCH v10 25/40] misc/mei/hdcp: Initiate Wired HDCP2.2 Tx Session
` [PATCH v10 26/40] misc/mei/hdcp: Verify Receiver Cert and prepare km
[PATCH] drm/i915/pmu: Fix enable count array size and bounds checking
2019-02-06 10:24 UTC (4+ messages)
` ✓ Fi.CI.BAT: success for drm/i915/pmu: Fix enable count array size and bounds checking (rev2)
` ✓ Fi.CI.IGT: "
Fixes that failed to apply to v5.0-rc5
2019-02-06 7:13 UTC (6+ messages)
` [PATCH -fixes] drm/i915: Try to sanitize bogus DPLL state left over by broken SNB BIOSen
` [Intel-gfx] "
` ✗ Fi.CI.BAT: failure for drm/i915: Try to sanitize bogus DPLL state left over by broken SNB BIOSen (rev3)
[PATCH] drm/i915: Hack and slash, throttle execbuffer hogs
2019-02-06 6:18 UTC (5+ messages)
` ✓ Fi.CI.BAT: success for drm/i915: Hack and slash, throttle execbuffer hogs (rev2)
` ✓ Fi.CI.IGT: "
[v13 0/4] Add Colorspace connector property interface
2019-02-06 5:39 UTC (7+ messages)
` [v13 1/4] drm: Add HDMI colorspace property
` [v13 2/4] drm: Add DP "
` [v13 3/4] drm: Add colorspace info to AVI Infoframe
` [v13 4/4] drm/i915: Attach colorspace property and enable modeset
` ✓ Fi.CI.BAT: success for Add Colorspace connector property interface (rev13)
` ✓ Fi.CI.IGT: "
[PATCH] drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug
2019-02-06 3:23 UTC (3+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "
[PATCH v3] drm/i915/psr: Execute the default PSR code path when setting i915_edp_psr_debug
2019-02-06 2:22 UTC (4+ messages)
linux-next: manual merge of the drm-intel tree with the drm tree
2019-02-06 0:42 UTC
[PATCH i-g-t] lib/i915_pciids.h: synchronize with kernel header
2019-02-05 23:32 UTC (6+ messages)
[v12 0/4] Add Colorspace connector property interface
2019-02-05 21:31 UTC (8+ messages)
` [v12 1/4] drm: Add HDMI colorspace property
` [v12 2/4] drm: Add DP "
` [v12 3/4] drm: Add colorspace info to AVI Infoframe
` [v12 4/4] drm/i915: Attach colorspace property and enable modeset
` ✗ Fi.CI.SPARSE: warning for Add Colorspace connector property interface (rev12)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH v2 00/13] Enable/disable gamma/csc dynamically and fix C8
2019-02-05 21:19 UTC (18+ messages)
` [PATCH v2 01/13] drm/i915: Split the gamma/csc enable bits from the plane_ctl() function
` [PATCH v2 02/13] drm/i915: Precompute gamma_mode
` [PATCH v2 03/13] drm/i915: Constify the state arguments to the color management stuff
` [PATCH v2 04/13] drm/i915: Pull GAMMA_MODE write out from haswell_load_luts()
` [PATCH v2 05/13] drm/i915: Split color mgmt based on single vs. double buffered registers
` [PATCH v2 06/13] drm/i915: Move LUT programming to happen after vblank waits
` [PATCH v2 07/13] drm/i915: Populate gamma_mode for all platforms
` [PATCH v2 08/13] drm/i915: Track pipe gamma enable/disable in crtc state
` [PATCH v2 09/13] drm/i915: Track pipe csc enable "
` [PATCH v2 10/13] drm/i915: Turn off pipe gamma when it's not needed
` [PATCH v2 11/13] drm/i915: Turn off pipe CSC "
` [PATCH v2 12/13] drm/i915: Disable pipe gamma when C8 pixel format is used
` [PATCH v2 13/13] drm/i915: Update DSPCNTR gamma/csc bits during crtc_enable()
` ✗ Fi.CI.CHECKPATCH: warning for Enable/disable gamma/csc dynamically and fix C8 (rev2)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH v5 0/3] CRTC background color
2019-02-05 20:09 UTC (3+ messages)
` [PATCH v5 3/3] drm/i915: Add background color hardware readout and state check
[PATCH 1/4] drm/i915: Fix wm latency==0 disable on skl+
2019-02-05 19:47 UTC (4+ messages)
` [PATCH v3 "
` ✓ Fi.CI.BAT: success for series starting with [v3,1/4] drm/i915: Fix wm latency==0 disable on skl+ (rev6)
` ✓ Fi.CI.IGT: "
[PATCH 1/4] drm/i915: Enable transition watermarks for glk
2019-02-05 19:34 UTC (2+ messages)
` ✗ Fi.CI.BAT: failure for series starting with [1/4] drm/i915: Enable transition watermarks for glk (rev2)
[PATCH] drm/i915: Push clear_intel_crtc_state() onto the heap
2019-02-05 19:28 UTC (4+ messages)
[v11 0/4] Add Colorspace connector property interface
2019-02-05 19:22 UTC (12+ messages)
` [v11 1/4] drm: Add HDMI colorspace property
` [v11 2/4] drm: Add DP "
` [v11 3/4] drm: Add colorspace info to AVI Infoframe
` [Intel-gfx] "
` [v11 4/4] drm/i915: Attach colorspace property and enable modeset
` ✗ Fi.CI.BAT: failure for Add Colorspace connector property interface (rev11)
Extract GPU activity tracking into its own schema
2019-02-05 19:22 UTC (3+ messages)
` ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Generalise GPU activity tracking
` ✓ Fi.CI.IGT: "
[CI] drm/i915/selftests: Exercise some AB...BA preemption chains
2019-02-05 19:17 UTC (3+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "
[PATCH] drm/i915: Include register polling in reg_rw traces
2019-02-05 18:58 UTC (3+ messages)
[PATCH 3/4] drm/i915: Setup PIPE_CHICKEN for fastsets too
2019-02-05 18:30 UTC (6+ messages)
` [PATCH v2 "
[PATCH] drm/i915: Rename HAS_GMCH
2019-02-05 18:07 UTC (4+ messages)
[PATCH] drm/i915: do not return invalid pointers as a *dentry
2019-02-05 17:48 UTC (6+ messages)
` [Intel-gfx] "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox