Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2019-03-28 17:38:25 to 2019-03-29 22:31:09 UTC [more...]

[PATCH 00/30] GuC 32.0.3
 2019-03-29 22:30 UTC  (32+ messages)
` [PATCH 01/30] drm/i915/guc: Don't allow GuC submission on pre-Gen11
` [PATCH 02/30] drm/i915/guc: Simplify preparation of GuC parameter block
` [PATCH 03/30] drm/i915/guc: Update GuC firmware versions and names
` [PATCH 04/30] drm/i915/guc: Update GuC firmware CSS header
` [PATCH 05/30] drm/i915/guc: Update GuC boot parameters
` [PATCH 06/30] drm/i915/guc: Update GuC sleep status values
` [PATCH 07/30] drm/i915/guc: Update GuC sample-forcewake command
` [PATCH 08/30] drm/i915/guc: Always ask GuC to update power domain states
` [PATCH 09/30] drm/i915/guc: Update GuC ADS object definition
` [PATCH 10/30] drm/i915/guc: Reset GuC ADS during sanitize
` [PATCH 11/30] drm/i915/guc: New GuC interrupt register for Gen11
` [PATCH 12/30] drm/i915/guc: New GuC scratch registers "
` [PATCH 13/30] drm/i915/guc: Update GuC CTB response definition
` [PATCH 14/30] drm/i915/guc: Enable GuC CTB communication on Gen11
` [PATCH 15/30] drm/i915/huc: New HuC status register for Gen11
` [PATCH 16/30] drm/i915/guc: Define GuC firmware version for Icelake
` [PATCH 17/30] drm/i915/huc: Define HuC "
` [PATCH 18/30] drm/i915/guc: Treat GuC initialization failure as -EIO
` [PATCH 19/30] drm/i915/guc: New GuC IDs based on engine class and instance
` [PATCH 20/30] drm/i915/guc: Make use of the SW counter field in the context descriptor
` [PATCH 21/30] drm/i915/guc: New GuC stage descriptors
` [PATCH 22/30] drm/i915/guc: New GuC workqueue item submission mechanism
` [PATCH 23/30] drm/i915/guc: Add support for resume-parsing wq item
` [PATCH 24/30] drm/i915/guc: New reset-engine command
` [PATCH 25/30] drm/i915/guc: New engine-reset-complete message
` [PATCH 26/30] drm/i915/guc: Properly capture & release GuC interrupts on Gen11
` [PATCH 27/30] drm/i915/guc: Create vfuncs for the GuC interrupts control functions
` [PATCH 28/30] drm/i915/guc: Correctly handle GuC interrupts on Gen11
` [PATCH 29/30] HAX: prevent CI failures on pre-Gen11 configs with forced GuC
` [PATCH 30/30] HAX: Enable HuC

[PATCH] drm/i915: add immutable zpos plane properties
 2019-03-29 22:19 UTC 

[PATCH] drm/i915: Always backoff after a drm_modeset_lock() deadlock
 2019-03-29 22:06 UTC  (5+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915/guc: Retry GuC load for all load failures
 2019-03-29 21:25 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for "

[PATCH v2] drm/i915: fix i9xx irq enable/disable
 2019-03-29 21:17 UTC  (4+ messages)
` ✓ Fi.CI.BAT: success for drm/i915: fix i9xx irq enable/disable (rev2)
` ✗ Fi.CI.IGT: failure "

[PATCH] drm/i915: Move the decision to use the breadcrumb tasklet to the backend
 2019-03-29 20:10 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "

[PATCH v4 0/8] i915 vgpu PV to improve vgpu performance
 2019-03-29 19:14 UTC  (14+ messages)
` ✗ Fi.CI.BAT: failure for "
` [PATCH v4 1/8] drm/i915: introduced vgpu pv capability
` [PATCH v4 2/8] drm/i915: vgpu shared memory setup for pv optimization
` [PATCH v4 3/8] drm/i915: vgpu ppgtt update "
` [PATCH v4 4/8] drm/i915: vgpu context submission "
` [PATCH v4 5/8] drm/i915/gvt: GVTg handle pv_caps PVINFO register
` [PATCH v4 6/8] drm/i915/gvt: GVTg handle shared_page setup
` [PATCH v4 7/8] drm/i915/gvt: GVTg support ppgtt pv optimization
` [PATCH v4 8/8] drm/i915/gvt: GVTg support context submission "

[PATCH 0/6] drm/i915: Finish the GAMMA_LUT stuff
 2019-03-29 19:13 UTC  (21+ messages)
` [PATCH 1/6] drm/i915: Extract ilk_lut_10()
` [PATCH 2/6] drm/i915: Don't use split gamma when we don't have to
  ` [PATCH v2 "
` [PATCH 3/6] drm/i915: Implement split/10bit gamma for ivb/hsw
` [PATCH 4/6] drm/i915: Add 10bit LUT for ilk/snb
` [PATCH 5/6] drm/i915: Add "10.6" LUT mode for i965+
` [PATCH 6/6] drm/i915: Expose the legacy LUT via the GAMMA_LUT/GAMMA_LUT_SIZE props on gen2/3
` ✓ Fi.CI.BAT: success for drm/i915: Finish the GAMMA_LUT stuff
` ✗ Fi.CI.IGT: failure "
` ✓ Fi.CI.BAT: success for drm/i915: Finish the GAMMA_LUT stuff (rev2)
` ✗ Fi.CI.IGT: failure "

[PATCH] drm/i915/icl: Fix clockgating issue when using scalars
 2019-03-29 18:39 UTC  (5+ messages)
` [PATCH v4] drm/i915/icl: Fix clockgating issue when using scalers
` ✓ Fi.CI.BAT: success for drm/i915/icl: Fix clockgating issue when using scalars (rev4)
` ✓ Fi.CI.IGT: "

[v2 0/2] Fixed GC MAX register programming for gamma luts
 2019-03-29 18:32 UTC  (9+ messages)
` [v2 1/2] drm/i915: Fix GCMAX color register programming
` [v2 2/2] drm/i915: Program EXT2 GC MAX registers
` ✗ Fi.CI.CHECKPATCH: warning for Fixed GC MAX register programming for gamma luts (rev2)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] drm/gamma: Clarify gamma lut uapi
 2019-03-29 17:31 UTC  (9+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915: fix i9xx irq enable/disable
 2019-03-29 17:23 UTC  (8+ messages)
` ✓ Fi.CI.BAT: success for "

[PATCH] drm/i915/execlists: Enable coarse preemption boundaries for gen8
 2019-03-29 17:15 UTC  (6+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH v2] drm: prefix header search paths with $(srctree)/
 2019-03-29 16:19 UTC  (6+ messages)
` ✗ Fi.CI.SPARSE: warning for drm: prefix header search paths with $(srctree)/ (rev2)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

linux-next: Tree for Mar 29 (i915, no ACPI)
 2019-03-29 15:06 UTC 

[v6 00/13] Add HDR Metadata Parsing and handling in DRM layer
 2019-03-29 14:04 UTC  (28+ messages)
` [v6 01/13] drm: Add HDR source metadata property
` [v6 02/13] drm: Parse HDR metadata info from EDID
` [v6 03/13] drm: Parse Colorimetry data block "
` [v6 05/13] drm: Implement HDR output metadata set and get property handling
` [v6 06/13] drm: Enable HDR infoframe support
` [v6 07/13] drm/i915: Write HDR infoframe and send to panel
` [v6 10/13] drm/i915: Enable infoframes on GLK+ for HDR
` [v6 11/13] drm/i915:Enabled Modeset when HDR Infoframe changes
` [v6 12/13] drm/i915: Set Infoframe for non modeset case for HDR
` [v6 13/13] video/hdmi: Add const variants for drm infoframe

[PATCH 0/2] Fixed GC MAX register programming for gamma luts
 2019-03-29 13:51 UTC  (9+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` [PATCH 1/2] drm/i915: Fix GCMAX color register programming
` [PATCH 2/2] drm/i915: Program EXT2 GC MAX registers
` ✓ Fi.CI.BAT: success for Fixed GC MAX register programming for gamma luts

[PATCH 4/4] drm/i915: Introduce concept of a sub-platform
 2019-03-29 13:10 UTC  (5+ messages)
` [PATCH v8 "

[PATCH] drm/i915: move the edram detection out of uncore init
 2019-03-29 12:20 UTC  (6+ messages)
` ✗ Fi.CI.SPARSE: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH 2/2] drm/i915/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports
 2019-03-29 10:56 UTC  (12+ messages)
            ` RMW considered harmful (was: Re: [PATCH 2/2] drm/i915/icl: Enable TRANSCODER PORT SYNC for tiled displays across separate ports)

[PATCH i-g-t] i915/gem_exec_schedule: Verify that using HW semaphores doesn't block
 2019-03-29  9:54 UTC 

[PATCH 0/4] Device id consolidation
 2019-03-29  9:17 UTC  (4+ messages)

[PATCH] drm/i915: adding state checker for gamma lut values
 2019-03-29  9:07 UTC  (4+ messages)

[PATCH] drm/i915: Move intel_engine_mask_t around for use by i915_request_types.h
 2019-03-29  8:53 UTC  (6+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Move intel_engine_mask_t around for use by i915_request_types.h (rev5)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] gpu:drm: Remove duplicate headers
 2019-03-29  6:32 UTC  (5+ messages)
      ` [PATCH v2] "

i915: Questions for drm-panic development
 2019-03-29  1:35 UTC 

PR - guC 32.0.3
 2019-03-29  1:06 UTC 

[RESEND PULL] drm-misc-next
 2019-03-28 21:04 UTC  (3+ messages)

[v7 00/16] Add Plane Color Properties
 2019-03-28 20:16 UTC  (18+ messages)
` ✗ Fi.CI.BAT: failure for Add Plane Color Properties (rev7)
` [v7 01/16] drm: Add Enhanced Gamma LUT precision structure
` [v7 02/16] drm: Add Plane Degamma properties
` [v7 03/16] drm: Add Plane CTM property
` [v7 04/16] drm: Add Plane Gamma properties
` [v7 05/16] drm: Define helper function for plane color enabling
` [v7 06/16] drm/i915: Enable plane color features
` [v7 07/16] drm/i915: Implement Plane Gamma for Bdw and Gen9 platforms
` [v7 08/16] drm/i915: Load plane color luts from atomic flip
` [v7 09/16] drm/i915: Add plane color capabilities
` [v7 10/16] drm/i915/icl: Add ICL Plane Degamma Register definition
` [v7 11/16] drm/i915/icl: Enable Plane Degamma
` [v7 12/16] drm/i915/icl: Add Plane Gamma Register Definitions
` [v7 13/16] drm/i915/icl: Implement Plane Gamma
` [v7 14/16] drm/i915: Enable Plane Gamma/Degamma
` [v7 15/16] drm/i915: Define Plane CSC Registers
` [v7 16/16] drm/i915: Enable Plane CSC

[PATCH v2 00/10] drm/i915: Clean up intel_color_check()
 2019-03-28 19:33 UTC  (4+ messages)
` ✓ Fi.CI.IGT: success for drm/i915: Clean up intel_color_check() (rev2)

[RFC v1 0/7] Add Multi Segment Gamma Support
 2019-03-28 19:28 UTC  (8+ messages)
` [RFC v1 3/7] drm/i915: Add Support for Multi Segment Gamma Mode

[PATCH 1/2] drm/i915/icl: Assign genlock CRTC pointer in all slave CRTC states for tiled displays
 2019-03-28 18:54 UTC  (3+ messages)

[PULL] drm-intel-fixes
 2019-03-28 17:55 UTC  (2+ messages)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox