public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
 messages from 2019-08-23 08:54:11 to 2019-08-25 23:18:52 UTC [more...]

[PATCH] drm/i915/tgl: Add sysfs interface to control class-of-service
 2019-08-25 23:35 UTC  (4+ messages)
` ✗ Fi.CI.SPARSE: warning for "
` ✓ Fi.CI.BAT: success "
` [PATCH v2] "

[PATCH] dma-buf: Give dma-fence-array distinct lockclasses
 2019-08-25 18:09 UTC  (8+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] dma-buf: Extend selftests to exercise dma-fence-array
 2019-08-25 16:37 UTC  (5+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915/selftests: Add the usual batch vma managements to st_workarounds
 2019-08-25 13:35 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "

[CI] drm/i915/selftests: Teach igt_gpu_fill_dw() to take intel_context
 2019-08-25  8:17 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for drm/i915/selftests: Teach igt_gpu_fill_dw() to take intel_context (rev5)
` ✓ Fi.CI.IGT: "

[PATCH v4] drm/i915: Call dma_set_max_seg_size() in i915_driver_hw_probe()
 2019-08-25  6:03 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915: Keep drm_i915_file_private around under RCU
 2019-08-25  1:35 UTC  (5+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH] drm/i915: Replace obj->pin_global with obj->frontbuffer
 2019-08-25  0:22 UTC  (9+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Replace obj->pin_global with obj->frontbuffer (rev3)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH 00/11] Refactor to expand subslice mask (rev 2)
 2019-08-24 18:47 UTC  (17+ messages)
` [PATCH 01/11] drm/i915: Use variable for debugfs device status
` [PATCH 02/11] drm/i915: Add function to set SSEU info per platform
` [PATCH 03/11] drm/i915: Add subslice stride runtime parameter
` [PATCH 04/11] drm/i915: Add EU "
` [PATCH 05/11] drm/i915: Use local variables for subslice_mask for device info
` [PATCH 06/11] drm/i915: Add function to set subslices
` [PATCH 07/11] drm/i915: Use subslice stride to set subslices for a given slice
` [PATCH 08/11] drm/i915: Add function to determine if a slice has a subslice
` [PATCH 09/11] drm/i915: Refactor instdone loops on new subslice functions
` [PATCH 10/11] drm/i915: Add new function to copy subslices for a slice
` [PATCH 11/11] drm/i915: Expand subslice mask
` ✗ Fi.CI.CHECKPATCH: warning for Refactor to expand subslice mask (rev 2)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915: Flush the existing fence before GGTT read/write
 2019-08-24 17:36 UTC  (8+ messages)
` [PATCH v2] "
` ✓ Fi.CI.BAT: success for drm/i915: Flush the existing fence before GGTT read/write (rev2)
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915: Align power domain names with port names
 2019-08-24 16:27 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for drm/i915: Align power domain names with port names (rev2)
` ✓ Fi.CI.IGT: "

[CI 1/2] drm/i915/gtt: Preallocate Braswell top-level page directory
 2019-08-24 15:20 UTC  (5+ messages)
` [CI 2/2] drm/i915: Hold irq-off for the entire fake lock period
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/2] drm/i915/gtt: Preallocate Braswell top-level page directory
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "

[PATCH v2 0/6] drm/i915/dp: Support for DP HDR outputs
 2019-08-24 14:11 UTC  (9+ messages)
` [PATCH v2 1/6] drm/i915/dp: Extend program of VSC Header and DB for Colorimetry Format
` [PATCH v2 2/6] drm/i915/dp: Add support of BT.2020 Colorimetry to DP MSA
` [PATCH v2 3/6] drm: Add DisplayPort colorspace property
` [PATCH v2 4/6] drm/i915/dp: Attach "
` [PATCH v2 5/6] drm/i915/dp: Program an Infoframe SDP Header and DB for HDR Static Metadata
` [PATCH v2 6/6] drm/i915/dp: Attach HDR metadata property to DP connector
` ✓ Fi.CI.BAT: success for drm/i915/dp: Support for DP HDR outputs (rev2)
` ✗ Fi.CI.IGT: failure "

[PATCH v3 00/23] Tiger Lake batch 3
 2019-08-24 11:50 UTC  (21+ messages)
` [PATCH v3 08/23] drm/i915/tgl: Access the right register when handling PSR interruptions
` [PATCH v3 09/23] drm/i915/tgl: Add maximum resolution supported by PSR2 HW
` [PATCH v3 10/23] drm/i915: Add for_each_new_intel_connector_in_state()
` [PATCH v3 11/23] drm: Add for_each_oldnew_intel_crtc_in_state_reverse()
` [PATCH v3 12/23] drm/i915: Disable pipes in reverse order
` [PATCH v3 13/23] FIXME: drm/i915/tgl: Select master transcoder in DP MST
` [PATCH v3 14/23] drm/i915/tgl: move DP_TP_* to transcoder
` [PATCH v3 15/23] drm/i915/tgl: Implement TGL DisplayPort training sequence
` [PATCH v3 18/23] drm/i915/tgl/perf: use the same oa ctx_id format as icl
` [PATCH v3 22/23] drm/framebuffer/tgl: Format modifier for Intel Gen-12 media compression
` [PATCH v3 23/23] drm/i915/tgl: "
` ✗ Fi.CI.CHECKPATCH: warning for Tiger Lake batch 3 (rev5)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915: Add 324mhz and 326.4mhz cdclks for gen11+
 2019-08-24 10:42 UTC  (5+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "

[PATCH 01/16] drm/i915: Properly set PCH as NOP when display is disabled
 2019-08-24  9:51 UTC  (7+ messages)
` [PATCH 06/16] drm/i915: Don't call modeset related functions "

[PATCH] drm/i915: use a separate context for gpu relocs
 2019-08-24  9:03 UTC  (6+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✗ Fi.CI.BAT: failure "

[PATCH v5 0/2] drm/i915: timeline semaphore support
 2019-08-24  6:42 UTC  (4+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915: Clean up HDMI deep color handling a bit
 2019-08-24  5:51 UTC  (3+ messages)
` ✓ Fi.CI.BAT: success for "
` ✓ Fi.CI.IGT: "

[PATCH v5 0/2] drm/i915: timeline semaphore support
 2019-08-24  5:35 UTC  (4+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

[PATCH] drm/i915: to make vgpu ppgtt notificaiton as atomic operation
 2019-08-24  4:18 UTC  (4+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: to make vgpu ppgtt notificaiton as atomic operation (rev2)
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "

✓ Fi.CI.IGT: success for drm/i915: timeline semaphore support (rev5)
 2019-08-24  0:23 UTC 

[PATCH] drm/i915/selftests: Teach igt_gpu_fill_dw() to take intel_context
 2019-08-23 23:53 UTC  (10+ messages)
` ✗ Fi.CI.BAT: failure for "
` ✗ Fi.CI.BAT: failure for drm/i915/selftests: Teach igt_gpu_fill_dw() to take intel_context (rev2)
` ✗ Fi.CI.BAT: failure for drm/i915/selftests: Teach igt_gpu_fill_dw() to take intel_context (rev3)
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Teach igt_gpu_fill_dw() to take intel_context (rev4)
` ✗ Fi.CI.BAT: failure "

[PATCH 0/6] drm/i915/dp: Support for DP HDR outputs
 2019-08-23 21:28 UTC  (2+ messages)
` ✗ Fi.CI.IGT: failure for "

[PATCH] drm/i915/uc: define GuC and HuC FWs for EHL
 2019-08-23 21:13 UTC  (2+ messages)

vm->mutex
 2019-08-23 20:06 UTC  (25+ messages)
` [PATCH 01/15] drm/i915: Hold irq-off for the entire fake lock period
` [PATCH 02/15] drm/i915/gtt: Preallocate Braswell top-level page directory
  ` [PATCH v3] Do we need to posting-read after ggtt insert-page?
  ` [PATCH v3] drm/i915/gtt: Preallocate Braswell top-level page directory
` [PATCH 03/15] drm/i915/selftests: Teach igt_gpu_fill_dw() to take intel_context
  ` [PATCH] "
` [PATCH 04/15] dma-fence: Serialise signal enabling (dma_fence_enable_sw_signaling)
` [PATCH 05/15] drm/i915: Make shrink/unshrink be atomic
` [PATCH 06/15] drm/i915: Mark up obj->pin_global as being atomic
` [PATCH 07/15] drm/i915: Only track bound elements of the GTT
` [PATCH 08/15] drm/i915: Make i915_vma.flags atomic_t for mutex reduction
` [PATCH 09/15] drm/i915: Mark up address spaces that may need to allocate
` [PATCH 10/15] drm/i915: Pull i915_vma_pin under the vm->mutex
` [PATCH 11/15] drm/i915: Push the i915_active.retire into a worker
` [PATCH 12/15] drm/i915: Coordinate i915_active with its own mutex
` [PATCH 13/15] drm/i915: Move idle barrier cleanup into engine-pm
` [PATCH 14/15] drm/i915: Drop struct_mutex from around i915_retire_requests()
` [PATCH 15/15] drm/i915: Serialise the fill BLT with the vma pinning
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/15] drm/i915: Hold irq-off for the entire fake lock period (rev3)
` ✗ Fi.CI.BAT: failure "
` ✗ Fi.CI.BAT: failure for series starting with [01/15] drm/i915: Hold irq-off for the entire fake lock period (rev4)

[PATCH] drm/i915/tgl: Enabling DSC on Pipe A for TGL
 2019-08-23 19:59 UTC  (2+ messages)
` ✗ Fi.CI.IGT: failure for drm/i915/tgl: Enabling DSC on Pipe A for TGL (rev2)

[PATCH v2 1/2] drm/i915: Call dma_set_max_seg_size() in i915_ggtt_probe_hw()
 2019-08-23 19:53 UTC  (2+ messages)

[PATCH] drm/i915: Restore relaxed padding (OCL_OOB_SUPPRES_ENABLE) for skl+
 2019-08-23 18:53 UTC  (6+ messages)

[PATCH v3 0/8] Enable Transcoder Port Sync feature for tiled displays
 2019-08-23 17:53 UTC  (5+ messages)
` [PATCH v3 1/8] drm/i915/display: Rename update_crtcs() to commit_modeset_enables()

[RFC] drm/i915/tgl: Advanced preparser support for GPU relocs
 2019-08-23 17:28 UTC  (12+ messages)

[CI] PR for EHL GuC/HuC binaries
 2019-08-23 17:08 UTC 

[PATCH v2 1/2] drm/i915: Dynamically allocate s0ix struct for VLV
 2019-08-23 16:13 UTC  (9+ messages)
` [PATCH v2 2/2] drm/i915: Introduce intel_reg_types.h

[PATCH 00/11] Refactor to expand subslice mask (rev 2)
 2019-08-23 15:59 UTC  (5+ messages)
` [PATCH 07/11] drm/i915: Use subslice stride to set subslices for a given slice
` ✗ Fi.CI.IGT: failure for Refactor to expand subslice mask (rev 2)

[PATCH 0/4] mmu notifier debug annotations/checks
 2019-08-23 15:15 UTC  (10+ messages)
` [PATCH 3/4] kernel.h: Add non_block_start/end()

[PATCH v2] drm/i915: add port info to debugfs
 2019-08-23 15:02 UTC  (3+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for "
` ✗ Fi.CI.BAT: failure "

[CI] drm/i915/gtt: Preallocate Braswell top-level page directory
 2019-08-23 14:48 UTC  (4+ messages)
` [PATCH] "
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915/gtt: Preallocate Braswell top-level page directory (rev2)
` ✗ Fi.CI.BAT: failure "

[PATCH] drm/i915: Call dma_set_max_seg_size() in i915_ggtt_probe_hw()
 2019-08-23 14:42 UTC  (2+ messages)
` ✓ Fi.CI.IGT: success for "

[PATCH 0/2] drm/i915: Engine relative MMIO
 2019-08-23 13:14 UTC  (2+ messages)
` ✓ Fi.CI.IGT: success for drm/i915: Engine relative MMIO (rev7)

[PULL] drm-intel-next
 2019-08-23 10:59 UTC  (2+ messages)
` ✗ Fi.CI.BAT: failure for drm-intel-next (rev2)

[PATCH 1/5] drm/i915: Use enum pipe instead of crtc index to track active pipes
 2019-08-23 10:24 UTC  (3+ messages)
` [PATCH 5/5] drm/i915: Use hweight8() for 8bit masks

[PATCH v9 0/6] drm/i915: Enable HDCP 1.4 and 2.2 on Gen12+
 2019-08-23 10:23 UTC  (2+ messages)
` ✗ Fi.CI.IGT: failure for drm/i915: Enable HDCP 1.4 and 2.2 on Gen12+ (rev7)

[PATCH 00/10] drm/i915: Bigjoiner preparations
 2019-08-23 10:19 UTC  (6+ messages)
` [PATCH 01/10] drm/i915/dp: Fix dsc bpp calculations
    ` [Intel-gfx] "
` [PATCH 09/10] drm/i915: Add debugfs entries for reading out DPCD DSC and FEC

[PATCH 1/3] drm/i915: Switch obj->mm.lock lockdep annotations on its head
 2019-08-23  9:36 UTC  (2+ messages)
` ✓ Fi.CI.IGT: success for series starting with drm/i915: Switch obj->mm.lock lockdep annotations on its head (rev2)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox