messages from 2019-11-04 20:01:09 to 2019-11-05 15:20:30 UTC [more...]
RFC: Unpinned DMA-buf handling
2019-11-05 15:20 UTC (13+ messages)
` [PATCH 1/5] dma-buf: add dynamic DMA-buf handling v14
` [Intel-gfx] "
` [PATCH 5/5] drm/amdgpu: implement amdgpu_gem_prime_move_notify
` [Intel-gfx] "
` [Intel-gfx] RFC: Unpinned DMA-buf handling
[PATCH i-g-t] i915/gem_mmap_gtt: Skip if we have no aperture and no mmap_gtt
2019-11-05 15:12 UTC (6+ messages)
` [Intel-gfx] "
` ✗ GitLab.Pipeline: warning for "
` [Intel-gfx] "
[RESEND PATCH 1/3] drm/i915/dmabuf: Implement pwrite() callback
2019-11-05 15:08 UTC (5+ messages)
` [Intel-gfx] "
[PATCH v3] drm/i915: Create dumb buffer from LMEM
2019-11-05 14:59 UTC (6+ messages)
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for drm/i915: Create dumb buffer from LMEM (rev3)
` [Intel-gfx] "
[PATCH] drm/i915/gem: Early rejection of no-aperture map_ggtt
2019-11-05 14:53 UTC (2+ messages)
` [Intel-gfx] "
[PATCH v5] drm/i915: FB backing gem obj should reside in LMEM
2019-11-05 14:44 UTC (2+ messages)
` [Intel-gfx] "
[PATCH] drm/i915/selftests/blt: try to be more resilient against the GGTT
2019-11-05 14:10 UTC (6+ messages)
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for "
` [Intel-gfx] "
[PATCH v2 1/5] drm/dsi: clean up DSI data type definitions
2019-11-05 14:06 UTC (15+ messages)
` [PATCH v2 3/5] drm/dsi: add missing DSI DCS commands
` [Intel-gfx] "
` [PATCH v2 4/5] drm/dsi: rename MIPI_DCS_SET_PARTIAL_AREA to MIPI_DCS_SET_PARTIAL_ROWS
` [Intel-gfx] "
` [PATCH v2 5/5] drm/dsi: add helpers for DSI compression mode and PPS packets
` [Intel-gfx] "
` [Intel-gfx] [PATCH v2 1/5] drm/dsi: clean up DSI data type definitions
[PATCH] drm/i915/bios: use a flag for vbt hdmi level shift presence
2019-11-05 13:59 UTC (6+ messages)
` [Intel-gfx] "
[RFC 1/2] drm/i915: add display uncore helpers
2019-11-05 13:33 UTC (5+ messages)
` [Intel-gfx] "
[PATCH v2 1/4] drm/i915/dsc: make parameter arrays const
2019-11-05 13:25 UTC (20+ messages)
` [PATCH v2 2/4] drm/i915/dsc: clean up rc parameter table access
` [Intel-gfx] "
` [PATCH v2 3/4] drm/i915/dsc: split out encoder specific parts from DSC compute params
` [Intel-gfx] "
` [PATCH v2 4/4] drm/i915/dsc: rename functions for consistency
` [Intel-gfx] "
` [Intel-gfx] [PATCH v2 1/4] drm/i915/dsc: make parameter arrays const
` ✓ Fi.CI.IGT: success for series starting with [v2,1/4] "
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success for series starting with [v2,1/4] drm/i915/dsc: make parameter arrays const (rev2)
` [Intel-gfx] "
[PATCH] drm/i915/selftests: Exercise parallel blit operations on a single ctx
2019-11-05 13:11 UTC (2+ messages)
` [Intel-gfx] "
[PATCH] drm/i915/lmem: add the fake lmem region
2019-11-05 13:05 UTC (6+ messages)
` [Intel-gfx] "
[PATCH 1/3] dma_resv: prime lockdep annotations
2019-11-05 12:30 UTC (16+ messages)
` [PATCH 2/3] drm/nouveau: slowpath for pushbuf ioctl
` [Intel-gfx] "
` [Intel-gfx] [PATCH 1/3] dma_resv: prime lockdep annotations
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] "
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success "
` [Intel-gfx] "
` ✓ Fi.CI.IGT: "
` [Intel-gfx] "
[PATCH i-g-t] i915/gem_exec_balancer: Wait for both engines to complete before resubmitting
2019-11-05 11:48 UTC (10+ messages)
` [Intel-gfx] "
[PATCH] drm/i915: Display WA2006604312 is needed from ICL onwards
2019-11-05 11:38 UTC (3+ messages)
` ✓ Fi.CI.IGT: success for "
` [Intel-gfx] "
[PATCH] drm/i915/execlists: Reset CSB pointers by mmio as well
2019-11-05 11:32 UTC (3+ messages)
` ✓ Fi.CI.IGT: success for "
` [Intel-gfx] "
[PATCH] drm/i915: Drop inspection of execbuf flags during evict
2019-11-05 11:30 UTC (3+ messages)
` [Intel-gfx] "
[PATCH i-g-t] igt: Another combinatorial exercise for blits
2019-11-05 11:15 UTC (2+ messages)
` [Intel-gfx] "
[PATCH V8 0/6] mdev based hardware virtio offloading support
2019-11-05 11:09 UTC (18+ messages)
` [Intel-gfx] "
` [PATCH V8 1/6] mdev: class id support
` [Intel-gfx] "
` [PATCH V8 2/6] modpost: add support for mdev class id
` [Intel-gfx] "
` [PATCH V8 3/6] mdev: introduce device specific ops
` [Intel-gfx] "
` [PATCH V8 4/6] mdev: introduce virtio device and its device ops
` [Intel-gfx] "
` [PATCH V8 5/6] virtio: introduce a mdev based transport
` [Intel-gfx] "
` [PATCH V8 6/6] docs: sample driver to demonstrate how to implement virtio-mdev framework
` [Intel-gfx] "
` ✗ Fi.CI.CHECKPATCH: warning for mdev based hardware virtio offloading support
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success "
` [Intel-gfx] "
[PATCH] drm/i915: Document locking guidelines
2019-11-05 11:06 UTC (3+ messages)
` [Intel-gfx] "
[PATCH 1/3] drm/i915: Switch obj->mm.lock lockdep annotations on its head
2019-11-05 11:02 UTC (22+ messages)
` [PATCH 3/3] drm/i915: use might_lock_nested in get_pages annotation
` [Intel-gfx] "
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915: Switch obj->mm.lock lockdep annotations on its head
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success "
` [Intel-gfx] "
` ✗ Fi.CI.IGT: failure "
` [Intel-gfx] "
` [Intel-gfx] [PATCH 1/3] "
` [PATCH] "
` [Intel-gfx] "
` ✗ Fi.CI.CHECKPATCH: warning for series starting with drm/i915: Switch obj->mm.lock lockdep annotations on its head (rev2)
` [Intel-gfx] "
` ✓ Fi.CI.BAT: success "
` [Intel-gfx] "
[PATCH 01/10] drm/i915: Use a ctor for TYPESAFE_BY_RCU i915_request
2019-11-05 10:22 UTC (24+ messages)
` [Intel-gfx] "
` [PATCH 02/10] drm/i915/selftests: Perform some basic cycle counting of MI ops
` [Intel-gfx] "
` [PATCH 03/10] drm/i915/selftests: Mock the engine sorting for easy validation
` [Intel-gfx] "
` [PATCH 04/10] drm/i915: Drop GEM context as a direct link from i915_request
` [Intel-gfx] "
` [PATCH 05/10] drm/i915: Push the use-semaphore marker onto the intel_context
` [Intel-gfx] "
` [PATCH 06/10] drm/i915: Remove i915->kernel_context
` [Intel-gfx] "
` [PATCH 07/10] drm/i915: Move i915_gem_init_contexts() earlier
` [Intel-gfx] "
` [PATCH 08/10] drm/i915/gt: Defer engine registration until fully initialised
` [Intel-gfx] "
` [PATCH 09/10] drm/i915/gt: Pull GT initialisation under intel_gt_init()
` [Intel-gfx] "
` [PATCH 10/10] drm/i915/gt: Merge engine init/setup loops
` [Intel-gfx] "
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/10] drm/i915: Use a ctor for TYPESAFE_BY_RCU i915_request
` [Intel-gfx] "
` ✗ Fi.CI.BAT: failure "
` [Intel-gfx] "
[PATCH i-g-t v5 0/4] Calculate softpin offsets from minimum GTT alignment
2019-11-05 9:14 UTC (13+ messages)
` [PATCH i-g-t v5 1/4] lib/i915: Add minimum GTT alignment helper
` [igt-dev] "
` [Intel-gfx] "
` [PATCH i-g-t v5 2/4] tests/gem_exec_reloc: Don't filter out invalid addresses
` [Intel-gfx] "
` [PATCH i-g-t v5 3/4] tests/gem_exec_reloc: Calculate offsets from minimum GTT alignment
` [Intel-gfx] "
` [PATCH i-g-t v5 4/4] tests/gem_ctx_shared: Align objects using "
` [Intel-gfx] "
[PATCH v2] drm/i915: update rawclk also on resume
2019-11-05 7:31 UTC (4+ messages)
` [Intel-gfx] "
[PATCH V7 0/6] mdev based hardware virtio offloading support
2019-11-05 5:22 UTC (20+ messages)
` [PATCH V7 1/6] mdev: class id support
` [Intel-gfx] "
` [PATCH V7 3/6] mdev: introduce device specific ops
` [Intel-gfx] "
` [PATCH V7 4/6] mdev: introduce virtio device and its device ops
` [Intel-gfx] "
[PATCH] drm/fbdev: Fallback to non tiled mode if all tiles not present
2019-11-04 21:03 UTC (4+ messages)
` [Intel-gfx] "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox