messages from 2020-06-04 22:56:02 to 2020-06-07 22:21:40 UTC [more...]
[Intel-gfx] [PATCH 01/28] drm/i915: Adjust the sentinel assert to match implementation
2020-06-07 22:21 UTC (12+ messages)
` [Intel-gfx] [PATCH 02/28] drm/i915/selftests: Make the hanging request non-preemptible
` [Intel-gfx] [PATCH 05/28] drm/i915/selftests: Trim execlists runtime
` [Intel-gfx] [PATCH 06/28] drm/i915/gt: Use virtual_engine during execlists_dequeue
` [Intel-gfx] [PATCH 07/28] drm/i915/gt: Decouple inflight virtual engines
` [Intel-gfx] [PATCH 12/28] drm/i915/gem: Build the reloc request first
` [Intel-gfx] [PATCH 14/28] dma-buf: Proxy fence, an unsignaled fence placeholder
` [Intel-gfx] [PATCH 16/28] drm/i915: Unpeel awaits on a proxy fence
` [Intel-gfx] [PATCH 17/28] drm/i915/gem: Make relocations atomic within execbuf
` [Intel-gfx] [PATCH 23/28] drm/i915: Restructure priority inheritance
` [Intel-gfx] [PATCH 26/28] drm/i915: Fair low-latency scheduling
` [Intel-gfx] [PATCH 28/28] drm/i915: Replace the priority boosting for the display with a deadline
[Intel-gfx] [PATCH v2 1/3] drm/i915/dp_mst: Fix disabling MST on a port
2020-06-07 22:11 UTC (4+ messages)
` [Intel-gfx] [PATCH v3 "
` [Intel-gfx] [PATCH RESEND "
[Intel-gfx] [PATCH 1/3] drm/dp_mst: Fix the DDC I2C device unregistration of an MST port
2020-06-07 21:59 UTC (4+ messages)
` [Intel-gfx] [PATCH 2/3] drm/dp_mst: Fix the DDC I2C device registration "
` [Intel-gfx] [PATCH 3/3] drm/dp_mst: Fix flushing the delayed port/mstb destroy work
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/dp_mst: Fix the DDC I2C device unregistration of an MST port
[Intel-gfx] [PATCH v2 00/15] pwm/i915: Convert pwm-crc and i915 driver's PWM code to use the atomic PWM API
2020-06-07 19:44 UTC (19+ messages)
` [Intel-gfx] [PATCH v2 01/15] ACPI / LPSS: Resume Cherry Trail PWM controller in no-irq phase
` [Intel-gfx] [PATCH v2 02/15] ACPI / LPSS: Save Cherry Trail PWM ctx registers only once (at activation)
` [Intel-gfx] [PATCH v2 03/15] pwm: lpss: Add range limit check for the base_unit register value
` [Intel-gfx] [PATCH v2 04/15] pwm: lpss: Fix off by one error in base_unit math in pwm_lpss_prepare()
` [Intel-gfx] [PATCH v2 05/15] pwm: lpss: Set SW_UPDATE bit when enabling the PWM
` [Intel-gfx] [PATCH v2 06/15] pwm: crc: Fix period / duty_cycle times being off by a factor of 256
` [Intel-gfx] [PATCH v2 07/15] pwm: crc: Fix off-by-one error in the clock-divider calculations
` [Intel-gfx] [PATCH v2 08/15] pwm: crc: Fix period changes not having any effect
` [Intel-gfx] [PATCH v2 09/15] pwm: crc: Enable/disable PWM output on enable/disable
` [Intel-gfx] [PATCH v2 10/15] pwm: crc: Implement apply() method to support the new atomic PWM API
` [Intel-gfx] [PATCH v2 11/15] pwm: crc: Implement get_state() method
` [Intel-gfx] [PATCH v2 12/15] drm/i915: panel: Add get_vbt_pwm_freq() helper
` [Intel-gfx] [PATCH v2 13/15] drm/i915: panel: Honor the VBT PWM frequency for devs with an external PWM controller
` [Intel-gfx] [PATCH v2 14/15] drm/i915: panel: Honor the VBT PWM min setting "
` [Intel-gfx] [PATCH v2 15/15] drm/i915: panel: Use atomic PWM API "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for pwm/i915: Convert pwm-crc and i915 driver's PWM code to use the atomic PWM API
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v4] drm/i915/psr: Program default IO buffer Wake and Fast Wake
2020-06-07 19:44 UTC (6+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/psr: Program default IO buffer Wake and Fast Wake (rev4)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] pwm/i915: Convert pwm-crc and i915 driver's PWM code to use the atomic PWM API
2020-06-07 18:15 UTC (21+ messages)
` [Intel-gfx] [PATCH 01/16] ACPI / LPSS: Resume Cherry Trail PWM controller in no-irq phase
` [Intel-gfx] [PATCH 02/16] ACPI / LPSS: Save Cherry Trail PWM ctx registers only once (at activation)
` [Intel-gfx] [PATCH 03/16] pwm: lpss: Add range limit check for the base_unit register value
` [Intel-gfx] [PATCH 04/16] pwm: lpss: Fix off by one error in base_unit math in pwm_lpss_prepare()
` [Intel-gfx] [PATCH 05/16] pwm: lpss: Set SW_UPDATE bit when enabling the PWM
` [Intel-gfx] [PATCH 06/16] pwm: lpss: Add debug prints, test patch for moving i915 to atomic PWM
` [Intel-gfx] [PATCH 07/16] pwm: crc: Fix period / duty_cycle times being off by a factor of 256
` [Intel-gfx] [PATCH 08/16] pwm: crc: Fix off-by-one error in the clock-divider calculations
` [Intel-gfx] [PATCH 09/16] pwm: crc: Fix period changes not having any effect
` [Intel-gfx] [PATCH 10/16] pwm: crc: Enable/disable PWM output on enable/disable
` [Intel-gfx] [PATCH 11/16] pwm: crc: Implement apply() method to support the new atomic PWM API
` [Intel-gfx] [PATCH 12/16] pwm: crc: Implement get_state() method
` [Intel-gfx] [PATCH 13/16] drm/i915: panel: Add get_vbt_pwm_freq() helper
` [Intel-gfx] [PATCH 14/16] drm/i915: panel: Honor the VBT PWM frequency for devs with an external PWM controller
` [Intel-gfx] [PATCH 15/16] drm/i915: panel: Honor the VBT PWM min setting "
` [Intel-gfx] [PATCH 16/16] drm/i915: panel: Use atomic PWM API "
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [01/16] ACPI / LPSS: Resume Cherry Trail PWM controller in no-irq phase
[Intel-gfx] [PATCH v3] drm/i915/psr: Program default IO buffer Wake and Fast Wake
2020-06-07 14:41 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/psr: Program default IO buffer Wake and Fast Wake (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] A panic and a hang in the i915 drm driver
2020-06-07 1:17 UTC (2+ messages)
[Intel-gfx] [PATCH v3 00/15] Remaining RKL patches
2020-06-06 9:01 UTC (17+ messages)
` [Intel-gfx] [PATCH v3 02/15] drm/i915/rkl: Program BW_BUDDY0 registers instead of BW_BUDDY1/2
` [Intel-gfx] [PATCH v3 07/15] drm/i915/rkl: Update TGP's pin mapping when paired with RKL
` [Intel-gfx] [PATCH v3 13/15] drm/i915/rkl: Handle HTI
` [Intel-gfx] ✓ Fi.CI.IGT: success for Remaining RKL patches
[Intel-gfx] [PATCH] drm/i915: Restore DP-E to VBT mapping table
2020-06-06 8:58 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v4 0/7] Remaining RKL patches
2020-06-06 4:31 UTC (11+ messages)
` [Intel-gfx] [PATCH v4 1/7] drm/i915/rkl: RKL uses ABOX0 for pixel transfers
` [Intel-gfx] [PATCH v4 2/7] drm/i915/rkl: Handle new DPCLKA_CFGCR0 layout
` [Intel-gfx] [PATCH v4 3/7] drm/i915/rkl: Update TGP's pin mapping when paired with RKL
` [Intel-gfx] [PATCH v4 4/7] drm/i915/rkl: Don't try to read out DSI transcoders
` [Intel-gfx] [PATCH v4 5/7] drm/i915/rkl: Add DPLL4 support
` [Intel-gfx] [PATCH v4 6/7] drm/i915/rkl: Handle HTI
` [Intel-gfx] [PATCH v4 7/7] drm/i915/rkl: Add initial workarounds
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Remaining RKL patches (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/gem: Delete unused code
2020-06-06 1:03 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [drm:gen8_de_irq_handler [i915]] *ERROR* Fault errors on pipe B: 0x00000080
2020-06-05 22:46 UTC (5+ messages)
[Intel-gfx] [PATCH v2 1/1] drm/mm: add ig_frag selftest
2020-06-05 22:45 UTC (8+ messages)
` [Intel-gfx] [PATCH v3 "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v3,1/1] drm/mm: add ig_frag selftest (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Correct discard i915_vma_compare assertion
2020-06-05 22:01 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [CI] drm/i915: Discard a misplaced GGTT vma
2020-06-05 20:39 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Discard a misplaced GGTT vma (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 00/59] devm_drm_dev_alloc, v2
2020-06-05 19:55 UTC (13+ messages)
` [Intel-gfx] [PATCH 53/59] drm/arc: Move to drm/tiny
[Intel-gfx] [drm-intel:drm-intel-next-queued 1/7] drivers/gpu/drm/i915/gem/i915_gem_execbuffer.c:933:21: error: unused function 'unmask_page'
2020-06-05 19:54 UTC
[Intel-gfx] [PATCH] pinctrl: baytrail: Fix pin being driven low for a while on gpiod_get(..., GPIOD_OUT_HIGH)
2020-06-05 18:45 UTC (6+ messages)
[Intel-gfx] [PATCH] drm/i915/gt: Include the engine's fw-domains in the debug info
2020-06-05 17:58 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915: Fix comments mentioning typo in IS_ENABLED()
2020-06-05 17:15 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/5] drm/i915: Add list_for_each_entry_safe_continue_reverse
2020-06-05 16:58 UTC (14+ messages)
` [Intel-gfx] [PATCH 2/5] drm/i915/gem: Separate reloc validation into an earlier step
` [Intel-gfx] [PATCH v2] "
` [Intel-gfx] [PATCH 3/5] drm/i915/gem: Lift GPU relocation allocation
` [Intel-gfx] [PATCH 4/5] drm/i915/gem: Build the reloc request first
` [Intel-gfx] [PATCH 5/5] drm/i915/gem: Add all GPU reloc awaits/signals en masse
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/5] drm/i915: Add list_for_each_entry_safe_continue_reverse
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/5] drm/i915: Add list_for_each_entry_safe_continue_reverse (rev2)
[Intel-gfx] [PATCH v2] drm/i915/psr: Program default IO buffer Wake and Fast Wake
2020-06-05 15:47 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/psr: Program default IO buffer Wake and Fast Wake (rev2)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 01/10] drm/i915/gt: Set timeslicing priority from queue
2020-06-05 15:43 UTC (22+ messages)
` [Intel-gfx] [PATCH 02/10] drm/i915/gt: Always check to enable timeslicing if not submitting
` [Intel-gfx] [PATCH 03/10] Restore "drm/i915: drop engine_pin/unpin_breadcrumbs_irq"
` [Intel-gfx] [PATCH 04/10] drm/i915/gt: Couple tasklet scheduling for all CS interrupts
` [Intel-gfx] [PATCH 05/10] drm/i915/gt: Support creation of 'internal' rings
` [Intel-gfx] [PATCH 06/10] drm/i915/gt: Use client timeline address for seqno writes
` [Intel-gfx] [PATCH 07/10] drm/i915/gt: Infrastructure for ring scheduling
` [Intel-gfx] [PATCH 08/10] drm/i915/gt: Enable busy-stats for ring-scheduler
` [Intel-gfx] [PATCH 09/10] drm/i915/gt: Implement ring scheduler for gen6/7
` [Intel-gfx] [PATCH 10/10] drm/i915/gt: Enable ring scheduling "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/10] drm/i915/gt: Set timeslicing priority from queue
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/2] drm/i915: Discard a misplaced GGTT vma
2020-06-05 15:27 UTC (7+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/gem: Avoid kmalloc under i915->mm_lock
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/2] drm/i915: Discard a misplaced GGTT vma
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/3] drm/i915/dp_mst: Fix disabling MST on a port
2020-06-05 15:03 UTC (8+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v2,1/3] drm/i915/dp_mst: Fix disabling MST on a port (rev4)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [v3,1/3] drm/i915/dp_mst: Fix disabling MST on a port (rev5)
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [RESEND,v3,1/3] drm/i915/dp_mst: Fix disabling MST on a port (rev6)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] ✓ Fi.CI.IGT: success "
[Intel-gfx] [PATCH 03/18] dma-fence: basic lockdep annotations
2020-06-05 14:30 UTC (3+ messages)
` [Intel-gfx] [PATCH] "
[Intel-gfx] [PATCH 00/18] dma-fence lockdep annotations, round 2
2020-06-05 14:15 UTC (7+ messages)
` [Intel-gfx] [PATCH 13/18] drm/amdgpu/dc: Stop dma_resv_lock inversion in commit_tail
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for dma-fence lockdep annotations, round 2 (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH] drm/i915/psr: Program default IO buffer Wake and Fast Wake
2020-06-05 14:02 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/2] drm/i915/rkl: Program BW_BUDDY0 registers instead of BW_BUDDY1/2
2020-06-05 5:47 UTC (4+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/rkl: RKL has no MBUS_ABOX_CTL{1, 2}
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/rkl: Program BW_BUDDY0 registers instead of BW_BUDDY1/2
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [CI] drm/i915/gem: Async GPU relocations only
2020-06-05 4:11 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
[Intel-gfx] [PATCH] drm/i915: Add psr_safest_params
2020-06-05 2:40 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
[Intel-gfx] [PATCH v2] drm/i915/gt: Initialize reserved and unspecified MOCS indices
2020-06-04 23:10 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox