messages from 2020-10-14 15:41:17 to 2020-10-16 06:00:52 UTC [more...]
[Intel-gfx] [PATCH v4 2/2] drm/i915/gvt: Add GVT suspend/resume routine to i915
2020-10-16 6:00 UTC
[Intel-gfx] [PATCH v4 1/2] drm/i915/gvt: Save/restore HW status for GVT during suspend/resume
2020-10-16 5:59 UTC
[Intel-gfx] [PATCH v4 0/2] Enable GVT suspend/resume
2020-10-16 5:59 UTC
[Intel-gfx] [PATCH] drm/i915/rkl: Add new cdclk table
2020-10-16 4:15 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [RFC i-g-t] intel_gpu_top: User friendly device listing
2020-10-16 4:07 UTC (4+ messages)
[Intel-gfx] [PATCH] drm/i915/gt: Delay execlist processing for tgl
2020-10-16 1:47 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [CI] drm/i915/gt: Confirm the context survives execution
2020-10-16 0:58 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gt: Confirm the context survives execution (rev3)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH CI v2 0/4] drm/i915/guc: Update to GuC v49
2020-10-16 0:08 UTC (8+ messages)
` [Intel-gfx] [PATCH CI v2 1/4] drm/i915/guc: Update to use firmware v49.0.1
` [Intel-gfx] [PATCH CI v2 2/4] drm/i915/guc: Improved reporting when GuC fails to load
` [Intel-gfx] [PATCH CI v2 3/4] drm/i915/guc: Clear pointers on free
` [Intel-gfx] [PATCH CI v2 4/4] CI: turn on GuC/HuC auto mode by default
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/guc: Update to GuC v49
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [v8 00/12] Enable HDR on MCA LSPCON based Gen9 devices
2020-10-16 0:03 UTC (16+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Enable HDR on MCA LSPCON based Gen9 devices (rev8)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] [v8 01/12] drm/i915/display: Add HDR Capability detection for LSPCON
` [Intel-gfx] [v8 02/12] drm/i915/display: Enable HDR on gen9 devices with MCA Lspcon
` [Intel-gfx] [v8 03/12] drm/i915/display: Attach HDR property for capable Gen9 devices
` [Intel-gfx] [v8 04/12] drm/i915/display: Attach content type property for LSPCON
` [Intel-gfx] [v8 05/12] drm/i915/display: Nuke bogus lspcon check
` [Intel-gfx] [v8 06/12] drm/i915/display: Enable BT2020 for HDR on LSPCON devices
` [Intel-gfx] [v8 07/12] drm/i915/display: Enable HDR for Parade based lspcon
` [Intel-gfx] [v8 08/12] drm/i915/display: Implement infoframes readback for LSPCON
` [Intel-gfx] [v8 09/12] drm/i915/display: Implement DRM infoframe read "
` [Intel-gfx] [v8 10/12] drm/i915/lspcon: Create separate infoframe_enabled helper
` [Intel-gfx] [v8 11/12] drm/i915/lspcon: Do not send DRM infoframes to non-HDMI sinks
` [Intel-gfx] [v8 12/12] drm/i915/display: [NOT FOR MERGE] Reduce blanking to support 4k60@10bpp for LSPCON
` [Intel-gfx] ✗ Fi.CI.BAT: failure for Enable HDR on MCA LSPCON based Gen9 devices (rev8)
[Intel-gfx] [PATCH 1/3] drm/i915: Nuke lspcon_downsampling
2020-10-15 23:35 UTC (6+ messages)
` [Intel-gfx] [PATCH 2/3] drm/i915: Nuke lspcon_ycbcr420_config()
` [Intel-gfx] [PATCH 3/3] drm/i915: Inline intel_dp_ycbcr420_config()
[Intel-gfx] [PATCH] drm/i915: Make the GEM reclaim workqueue high priority
2020-10-15 22:25 UTC (9+ messages)
[Intel-gfx] [PATCH 2/2] drm/i915: Apply WAC6entrylatency to kbl/cfl
2020-10-15 20:19 UTC (2+ messages)
[Intel-gfx] [CI 1/4] drm/i915: Mark ininitial fb obj as WT on eLLC machines to avoid rcu lockup during fbdev init
2020-10-15 18:49 UTC (7+ messages)
` [Intel-gfx] [CI 2/4] drm/i915: Fix MOCS PTE setting for gen9+
` [Intel-gfx] [CI 3/4] drm/i915: Enable eLLC caching of display buffers for SKL+
` [Intel-gfx] [CI 4/4] drm/i915/gt: Fixup tgl mocs for PTE tracking
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [CI,1/4] drm/i915: Mark ininitial fb obj as WT on eLLC machines to avoid rcu lockup during fbdev init
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [RFC v2 0/8] drm/i915: Add support for Intel's eDP backlight controls
2020-10-15 18:33 UTC (7+ messages)
` [Intel-gfx] [RFC v2 1/8] drm/i915/dp: Program source OUI on eDP panels
` [Intel-gfx] [RFC v2 3/8] drm/i915: Keep track of pwm-related backlight hooks separately
` [Intel-gfx] [RFC v2 4/8] drm/i915/dp: Rename eDP VESA backlight interface functions
[Intel-gfx] [PULL] drm-intel-next-fixes
2020-10-15 18:14 UTC
[Intel-gfx] [PATCH] drm/i915/gem: Support parsing of oversize batches
2020-10-15 18:01 UTC (6+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gem: Support parsing of oversize batches (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH i-g-t] tests/core_hotunplug: Take care of closing fences before failing
2020-10-15 17:18 UTC (3+ messages)
` [Intel-gfx] [igt-dev] "
[Intel-gfx] [PATCH v3 00/63] drm/i915: Remove obj->mm.lock!
2020-10-15 17:10 UTC (69+ messages)
` [Intel-gfx] [PATCH v3 01/63] drm/i915: Move cmd parser pinning to execbuffer
` [Intel-gfx] [PATCH v3 02/63] drm/i915: Add missing -EDEADLK handling to execbuf pinning
` [Intel-gfx] [PATCH v3 03/63] drm/i915: Do not share hwsp across contexts any more, v3
` [Intel-gfx] [PATCH v3 04/63] drm/i915: Pin timeline map after first timeline pin, v3
` [Intel-gfx] [PATCH v3 05/63] drm/i915: Ensure we hold the object mutex in pin correctly
` [Intel-gfx] [PATCH v3 06/63] drm/i915: Add gem object locking to madvise
` [Intel-gfx] [PATCH v3 07/63] drm/i915: Move HAS_STRUCT_PAGE to obj->flags
` [Intel-gfx] [PATCH v3 08/63] drm/i915: Rework struct phys attachment handling
` [Intel-gfx] [PATCH v3 09/63] drm/i915: Convert i915_gem_object_attach_phys() to ww locking
` [Intel-gfx] [PATCH v3 10/63] drm/i915: make lockdep slightly happier about execbuf
` [Intel-gfx] [PATCH v3 11/63] drm/i915: Disable userptr pread/pwrite support
` [Intel-gfx] [PATCH v3 12/63] drm/i915: No longer allow exporting userptr through dma-buf
` [Intel-gfx] [PATCH v3 13/63] drm/i915: Reject more ioctls for userptr
` [Intel-gfx] [PATCH v3 14/63] drm/i915: Reject UNSYNCHRONIZED "
` [Intel-gfx] [PATCH v3 15/63] drm/i915: Fix userptr so we do not have to worry about obj->mm.lock, v3
` [Intel-gfx] [PATCH v3 16/63] drm/i915: Flatten obj->mm.lock
` [Intel-gfx] [PATCH v3 17/63] drm/i915: Populate logical context during first pin
` [Intel-gfx] [PATCH v3 18/63] drm/i915: Make ring submission compatible with obj->mm.lock removal, v2
` [Intel-gfx] [PATCH v3 19/63] drm/i915: Handle ww locking in init_status_page
` [Intel-gfx] [PATCH v3 20/63] drm/i915: Rework clflush to work correctly without obj->mm.lock
` [Intel-gfx] [PATCH v3 21/63] drm/i915: Pass ww ctx to intel_pin_to_display_plane
` [Intel-gfx] [PATCH v3 22/63] drm/i915: Add object locking to vm_fault_cpu
` [Intel-gfx] [PATCH v3 23/63] drm/i915: Move pinning to inside engine_wa_list_verify()
` [Intel-gfx] [PATCH v3 24/63] drm/i915: Take reservation lock around i915_vma_pin
` [Intel-gfx] [PATCH v3 25/63] drm/i915: Make intel_init_workaround_bb more compatible with ww locking
` [Intel-gfx] [PATCH v3 26/63] drm/i915: Make __engine_unpark() "
` [Intel-gfx] [PATCH v3 27/63] drm/i915: Take obj lock around set_domain ioctl
` [Intel-gfx] [PATCH v3 28/63] drm/i915: Defer pin calls in buffer pool until first use by caller
` [Intel-gfx] [PATCH v3 29/63] drm/i915: Fix pread/pwrite to work with new locking rules
` [Intel-gfx] [PATCH v3 30/63] drm/i915: Fix workarounds selftest, part 1
` [Intel-gfx] [PATCH v3 31/63] drm/i915: Prepare for obj->mm.lock removal
` [Intel-gfx] [PATCH v3 32/63] drm/i915: Add igt_spinner_pin() to allow for ww locking around spinner
` [Intel-gfx] [PATCH v3 33/63] drm/i915: Add ww locking around vm_access()
` [Intel-gfx] [PATCH v3 34/63] drm/i915: Increase ww locking for perf
` [Intel-gfx] [PATCH v3 35/63] drm/i915: Lock ww in ucode objects correctly
` [Intel-gfx] [PATCH v3 36/63] drm/i915: Add ww locking to dma-buf ops
` [Intel-gfx] [PATCH v3 37/63] drm/i915: Add missing ww lock in intel_dsb_prepare
` [Intel-gfx] [PATCH v3 38/63] drm/i915: Fix ww locking in shmem_create_from_object
` [Intel-gfx] [PATCH v3 39/63] drm/i915: Use a single page table lock for each gtt
` [Intel-gfx] [PATCH v3 40/63] drm/i915/selftests: Prepare huge_pages testcases for obj->mm.lock removal
` [Intel-gfx] [PATCH v3 41/63] drm/i915/selftests: Prepare client blit "
` [Intel-gfx] [PATCH v3 42/63] drm/i915/selftests: Prepare coherency tests "
` [Intel-gfx] [PATCH v3 43/63] drm/i915/selftests: Prepare context "
` [Intel-gfx] [PATCH v3 44/63] drm/i915/selftests: Prepare dma-buf "
` [Intel-gfx] [PATCH v3 45/63] drm/i915/selftests: Prepare execbuf "
` [Intel-gfx] [PATCH v3 46/63] drm/i915/selftests: Prepare mman testcases "
` [Intel-gfx] [PATCH v3 47/63] drm/i915/selftests: Prepare object tests "
` [Intel-gfx] [PATCH v3 48/63] drm/i915/selftests: Prepare object blit "
` [Intel-gfx] [PATCH v3 49/63] drm/i915/selftests: Prepare igt_gem_utils "
` [Intel-gfx] [PATCH v3 50/63] drm/i915/selftests: Prepare context selftest "
` [Intel-gfx] [PATCH v3 51/63] drm/i915/selftests: Prepare hangcheck "
` [Intel-gfx] [PATCH v3 52/63] drm/i915/selftests: Prepare execlists "
` [Intel-gfx] [PATCH v3 53/63] drm/i915/selftests: Prepare mocs tests "
` [Intel-gfx] [PATCH v3 54/63] drm/i915/selftests: Prepare ring submission "
` [Intel-gfx] [PATCH v3 55/63] drm/i915/selftests: Prepare timeline tests "
` [Intel-gfx] [PATCH v3 56/63] drm/i915/selftests: Prepare i915_request "
` [Intel-gfx] [PATCH v3 57/63] drm/i915/selftests: Prepare memory region "
` [Intel-gfx] [PATCH v3 58/63] drm/i915/selftests: Prepare cs engine "
` [Intel-gfx] [PATCH v3 59/63] drm/i915/selftests: Prepare gtt "
` [Intel-gfx] [PATCH v3 60/63] drm/i915: Finally remove obj->mm.lock
` [Intel-gfx] [PATCH v3 61/63] drm/i915: Keep userpointer bindings if seqcount is unchanged, v2
` [Intel-gfx] [PATCH v3 62/63] drm/i915: Idea to implement eviction locking
` [Intel-gfx] [PATCH v3 63/63] drm/i915: Keep lazy reference to userptr pages
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Remove obj->mm.lock! (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v10 01/11] HAX to make DSC work on the icelake test system
2020-10-15 16:37 UTC (12+ messages)
` [Intel-gfx] [PATCH v10 04/11] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid(), v3
` [Intel-gfx] [PATCH v10 05/11] drm/i915: Try to make bigjoiner work in atomic check
` [Intel-gfx] [PATCH v10 06/11] drm/i915: Enable big joiner support in enable and disable sequences
[Intel-gfx] [PATCH] drm/i915/gt: Confirm the context survives execution
2020-10-15 15:32 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/gt: Confirm the context survives execution (rev2)
[Intel-gfx] i915 dma faults on Xen
2020-10-15 15:16 UTC (4+ messages)
[Intel-gfx] [RFC 00/13] Add support for DP-HDMI2.1 PCON
2020-10-15 13:41 UTC (18+ messages)
` [Intel-gfx] [RFC 01/13] drm/edid: Add additional HFVSDB fields for HDMI2.1
` [Intel-gfx] [RFC 02/13] drm/edid: Parse MAX_FRL field from HFVSDB block
` [Intel-gfx] [RFC 03/13] drm/dp_helper: Add FRL training support for a DP-HDMI2.1 PCON
` [Intel-gfx] [RFC 04/13] drm/i915: Capture max frl rate for PCON in dfp cap structure
` [Intel-gfx] [RFC 05/13] drm/i915: Add support for starting FRL training for HDMI2.1 via PCON
` [Intel-gfx] [RFC 06/13] drm/i915: Check for FRL training before DP Link training
` [Intel-gfx] [RFC 07/13] drm/dp_helper: Add support for link status and link recovery
` [Intel-gfx] [RFC 08/13] drm/i915: Add support for enabling link status and recovery
` [Intel-gfx] [RFC 09/13] drm/edid: Parse DSC1.2 cap fields from HFVSDB block
` [Intel-gfx] [RFC 10/13] drm/dp_helper: Add support for Configuring DSC for HDMI2.1 Pcon
` [Intel-gfx] [RFC 11/13] drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder
` [Intel-gfx] [RFC 12/13] drm/i915: Add helper functions for calculating DSC parameters for HDMI2.1
` [Intel-gfx] [RFC 13/13] drm/i915: Configure PCON for DSC1.1 to DSC1.2 encoding
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add support for DP-HDMI2.1 PCON (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH i-g-t 01/10] i915/gem_userptr_blits: Tighten has_userptr()
2020-10-15 12:53 UTC (4+ messages)
` [Intel-gfx] [PATCH i-g-t 08/10] lib: Use unsigned gen for forward compatible tests
` [Intel-gfx] [igt-dev] [PATCH i-g-t 01/10] i915/gem_userptr_blits: Tighten has_userptr()
[Intel-gfx] [PATCH i-g-t v3] tests/core_hotunplug: Restore i915 debugfs health check
2020-10-15 12:25 UTC (3+ messages)
` [Intel-gfx] [igt-dev] "
[Intel-gfx] [PATCH] drm/i915/jsl: Remove require_force_probe protection
2020-10-15 11:04 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915/ehl: Remove require_force_probe protection
2020-10-15 8:41 UTC (9+ messages)
[Intel-gfx] [PATCH i-g-t] i915/sysfs: Verify .defaults are read-only and match their namesakes
2020-10-15 8:36 UTC
[Intel-gfx] [CI 01/11] drm/i915/display: allow to skip certain power wells
2020-10-14 21:16 UTC (15+ messages)
` [Intel-gfx] [CI 02/11] drm/i915/cnl: skip PW_DDI_F on certain skus
` [Intel-gfx] [CI 03/11] drm/i915/dg1: Add DG1 power wells
` [Intel-gfx] [CI 04/11] drm/i915/dg1: Add DPLL macros for DG1
` [Intel-gfx] [CI 05/11] drm/i915/dg1: Add and setup DPLLs "
` [Intel-gfx] [CI 06/11] drm/i915/dg1: Enable DPLL "
` [Intel-gfx] [CI 07/11] drm/i915/dg1: Load DMC
` [Intel-gfx] [CI 08/11] drm/i915/dg1: Add initial DG1 workarounds
` [Intel-gfx] [CI 09/11] drm/i915/dg1: DG1 does not support DC6
` [Intel-gfx] [CI 10/11] drm/i915/dg1: Update DMC_DEBUG register
` [Intel-gfx] [CI 11/11] drm/i915/dgfx: define llc and snooping behaviour
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,01/11] drm/i915/display: allow to skip certain power wells
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915/gt: Fixup tgl mocs for PTE tracking
2020-10-14 18:20 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
[Intel-gfx] [PATCH v7 00/15] Introduce DG1
2020-10-14 17:24 UTC (3+ messages)
` [Intel-gfx] [PATCH v7 05/15] drm/i915/dg1: Add and setup DPLLs for DG1
[Intel-gfx] [PATCH] drm/i915/edp/jsl: Update vswing table for HBR and HBR2
2020-10-14 16:07 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/edp/jsl: Update vswing table for HBR and HBR2 (rev2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH 00/13] HDCP 2.2 DP MST Support
2020-10-14 16:03 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for HDCP 2.2 DP MST Support (rev2)
[Intel-gfx] [PATCH v2 0/3] drm/i915/guc: Update to GuC v49
2020-10-14 15:44 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox