messages from 2020-12-05 01:09:17 to 2020-12-08 23:18:45 UTC [more...]
[Intel-gfx] [PATCH 1/3] drm/i915: Remove livelock from "do_idle_maps" vtd w/a
2020-12-08 23:18 UTC (2+ messages)
` [Intel-gfx] [PATCH 3/3] drm/i915/gt: Remove uninterruptible parameter from intel_gt_wait_for_idle
[Intel-gfx] [PATCH 0/6] drm/dsc, drm/dp, and /drm/i915: rc model size updates
2020-12-08 21:10 UTC (13+ messages)
` [Intel-gfx] [PATCH 1/6] drm/dsc: use rc_model_size from DSC config for PPS
` [Intel-gfx] [PATCH 2/6] drm/i915/dsc: configure hardware using specified rc_model_size
` [Intel-gfx] [PATCH 3/6] drm/i915/dsc: make rc_model_size an encoder defined value
` [Intel-gfx] [PATCH 4/6] drm/dsc: add helper for calculating rc buffer size from DPCD
` [Intel-gfx] [PATCH 5/6] drm/i915/bios: fill in DSC rc_model_size from VBT
` [Intel-gfx] [PATCH 6/6] drm/i915/dsi: use VBT data for rc_model_size
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/dsc, drm/dp, and /drm/i915: rc model size updates
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [RFC-v1 00/16] Introduce Intel PXP component - Mesa single session
2020-12-08 20:11 UTC (34+ messages)
` [Intel-gfx] [RFC-v1 01/16] drm/i915/pxp: Introduce Intel PXP component
` [Intel-gfx] [RFC-v1 02/16] drm/i915/pxp: Enable PXP irq worker and callback stub
` [Intel-gfx] [RFC-v1 03/16] drm/i915/pxp: Add PXP context for logical hardware states
` [Intel-gfx] [RFC-v1 04/16] drm/i915/pxp: set KCR reg init during the boot time
` [Intel-gfx] [RFC-v1 05/16] drm/i915/pxp: Read register to check hardware session state
` [Intel-gfx] [RFC-v1 06/16] drm/i915/pxp: Implement funcs to get/set PXP tag
` [Intel-gfx] [RFC-v1 07/16] drm/i915/pxp: Implement funcs to create the TEE channel
` [Intel-gfx] [RFC-v1 08/16] drm/i915/pxp: Create the arbitrary session after boot
` [Intel-gfx] [RFC-v1 09/16] drm/i915/pxp: Func to send hardware session termination
` [Intel-gfx] [RFC-v1 10/16] drm/i915/pxp: Destroy arb session upon teardown
` [Intel-gfx] [RFC-v1 11/16] drm/i915/pxp: Enable PXP power management
` [Intel-gfx] [RFC-v1 12/16] drm/i915/pxp: Expose session state for display protection flip
` [Intel-gfx] [RFC-v1 13/16] mei: pxp: export pavp client to me client bus
` [Intel-gfx] [RFC-v1 14/16] drm/i915/uapi: introduce drm_i915_gem_create_ext
` [Intel-gfx] [RFC-v1 15/16] drm/i915/pxp: User interface for Protected buffer
` [Intel-gfx] [RFC-v1 16/16] drm/i915/pxp: Add plane decryption support
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce Intel PXP component - Mesa single session
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915/gt: Disable preparser around MI_SEMAPHORE_WAIT
2020-12-08 20:07 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH i-g-t] i915/gem_vm_create: Race vm-destroy against object free
2020-12-08 17:02 UTC
[Intel-gfx] [PATCH 01/20] drm/i915/gem: Drop false !i915_vma_is_closed assertion
2020-12-08 16:42 UTC (28+ messages)
` [Intel-gfx] [PATCH 02/20] drm/i915/gt: Replace direct submit with direct call to tasklet
` [Intel-gfx] [PATCH 03/20] drm/i915/gt: Use virtual_engine during execlists_dequeue
` [Intel-gfx] [PATCH 04/20] drm/i915/gt: Decouple inflight virtual engines
` [Intel-gfx] [PATCH 05/20] drm/i915/gt: Defer schedule_out until after the next dequeue
` [Intel-gfx] [PATCH 06/20] drm/i915/gt: Remove virtual breadcrumb before transfer
` [Intel-gfx] [PATCH 07/20] drm/i915/gt: Shrink the critical section for irq signaling
` [Intel-gfx] [PATCH 08/20] drm/i915/gt: Resubmit the virtual engine on schedule-out
` [Intel-gfx] [PATCH 09/20] drm/i915/gt: Simplify virtual engine handling for execlists_hold()
` [Intel-gfx] [PATCH 10/20] drm/i915/gt: ce->inflight updates are now serialised
` [Intel-gfx] [PATCH 11/20] drm/i915/gem: Drop free_work for GEM contexts
` [Intel-gfx] [PATCH 12/20] drm/i915/gt: Track the overall awake/busy time
` [Intel-gfx] [PATCH 13/20] drm/i915: Encode fence specific waitqueue behaviour into the wait.flags
` [Intel-gfx] [PATCH 14/20] drm/i915/gt: Track all timelines created using the HWSP
` [Intel-gfx] [PATCH] "
` [Intel-gfx] [PATCH 15/20] drm/i915/gt: Wrap intel_timeline.has_initial_breadcrumb
` [Intel-gfx] [PATCH 16/20] drm/i915/gt: Track timeline GGTT offset separately from subpage offset
` [Intel-gfx] [PATCH 17/20] drm/i915/gt: Add timeline "mode"
` [Intel-gfx] [PATCH 18/20] drm/i915/gt: Use indices for writing into relative timelines
` [Intel-gfx] [PATCH 19/20] drm/i915/selftests: Exercise relative timeline modes
` [Intel-gfx] [PATCH 20/20] drm/i915/gt: Use ppHWSP for unshared non-semaphore related timelines
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [01/20] drm/i915/gem: Drop false !i915_vma_is_closed assertion
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [01/20] drm/i915/gem: Drop false !i915_vma_is_closed assertion (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/8] drm/i915/gvt: make headers self-contained
2020-12-08 14:28 UTC (11+ messages)
` [Intel-gfx] [PATCH 1/8] drm/i915/gvt: make execlist.h self-contained
` [Intel-gfx] [PATCH 2/8] drm/i915/gvt: make fb_decoder.h self-contained
` [Intel-gfx] [PATCH 3/8] drm/i915/gvt: make gtt.h self-contained
` [Intel-gfx] [PATCH 4/8] drm/i915/gvt: make interrupt.h self-contained
` [Intel-gfx] [PATCH 5/8] drm/i915/gvt: make mmio_context.h self-contained
` [Intel-gfx] [PATCH 6/8] drm/i915/gvt: make gvt.h self-contained
` [Intel-gfx] [PATCH 7/8] drm/i915/gvt: make scheduler.h self-contained
` [Intel-gfx] [PATCH 8/8] drm/i915/gvt: make mpt.h self-contained
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gvt: make headers self-contained
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH i-g-t] i915/gem_shrink: Refactor allocation sizing based on available memory
2020-12-08 12:13 UTC (2+ messages)
[Intel-gfx] [PATCH i-g-t 1/2] i915/query: Cross-check engine list against execbuf interface
2020-12-08 11:56 UTC (6+ messages)
` [Intel-gfx] [PATCH i-g-t 2/2] i915/query: Directly check query results against GETPARAM
[Intel-gfx] [PATCH v4 00/16] Add support for DP-HDMI2.1 PCON
2020-12-08 10:33 UTC (22+ messages)
` [Intel-gfx] [PATCH v4 01/16] drm/edid: Add additional HFVSDB fields for HDMI2.1
` [Intel-gfx] [PATCH v4 02/16] drm/edid: Parse MAX_FRL field from HFVSDB block
` [Intel-gfx] [PATCH v4 03/16] drm/edid: Parse DSC1.2 cap fields "
` [Intel-gfx] [PATCH v4 04/16] drm/dp_helper: Add Helpers for FRL Link Training support for DP-HDMI2.1 PCON
` [Intel-gfx] [PATCH v4 05/16] drm/dp_helper: Add support for link failure detection
` [Intel-gfx] [PATCH v4 06/16] drm/dp_helper: Add support for Configuring DSC for HDMI2.1 Pcon
` [Intel-gfx] [PATCH v4 07/16] drm/dp_helper: Add helpers to configure PCONs RGB-YCbCr Conversion
` [Intel-gfx] [PATCH v4 08/16] drm/i915: Capture max frl rate for PCON in dfp cap structure
` [Intel-gfx] [PATCH v4 09/16] drm/i915: Add support for starting FRL training for HDMI2.1 via PCON
` [Intel-gfx] [PATCH v4 10/16] drm/i915: Check for FRL training before DP Link training
` [Intel-gfx] [PATCH v4 11/16] drm/i915: Add support for enabling link status and recovery
` [Intel-gfx] [PATCH v4 12/16] drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder
` [Intel-gfx] [PATCH v4 13/16] drm/i915: Add helper functions for calculating DSC parameters for HDMI2.1
` [Intel-gfx] [PATCH v4 14/16] drm/i915/display: Configure PCON for DSC1.1 to DSC1.2 encoding
` [Intel-gfx] [PATCH v4 15/16] drm/i915: Let PCON convert from RGB to YUV if it can
` [Intel-gfx] [PATCH v4 16/16] drm/i915: Enable PCON configuration for Color Conversion for TGL
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add support for DP-HDMI2.1 PCON (rev6)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [RFC 0/2] Display glitches fixes
2020-12-08 9:11 UTC (7+ messages)
` [Intel-gfx] [RFC 2/2] drm/i915/display: Protect pipe_update against dc3co exit
[Intel-gfx] [PATCH v2 00/20] drm: Move struct drm_device.pdev to legacy
2020-12-08 8:00 UTC (5+ messages)
` [Intel-gfx] [PATCH v2 09/20] drm/i915: Remove references to struct drm_device.pdev
` [Intel-gfx] [PATCH v2 13/20] drm/nouveau: "
[Intel-gfx] [PATCH 1/2] drm/i915: Fix ICL MG PHY vswing handling
2020-12-07 21:26 UTC (3+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915: Unify the sanity checks for the buf trans tables
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915: Fix ICL MG PHY vswing handling
[Intel-gfx] [PATCH v3 0/4] tpm_tis: Detect interrupt storms
2020-12-07 19:58 UTC (24+ messages)
` [Intel-gfx] [PATCH v3 1/4] irq: export kstat_irqs
` [Intel-gfx] [PATCH v3 2/4] drm/i915/pmu: Use kstat_irqs to get interrupt count
` [Intel-gfx] [PATCH v3 3/4] tpm_tis: Disable interrupts if interrupt storm detected
` [Intel-gfx] [PATCH v3 4/4] tpm_tis: Disable Interrupts on the ThinkPad L490
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for tpm_tis: Detect interrupt storms
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for tpm_tis: Detect interrupt storms (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/selftests: Improve error reporting for igt_mock_max_segment
2020-12-07 17:21 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/selftests: Improve error reporting for igt_mock_max_segment (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 03/17] drivers/gpu: Convert to mem*_page()
2020-12-07 16:19 UTC (5+ messages)
[Intel-gfx] [PATCH] drm/i915/gt: Fixing the error handling of shmem_pin_map
2020-12-07 15:02 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915: Disable outputs during unregister
2020-12-07 14:50 UTC (6+ messages)
[Intel-gfx] [RFC PATCH 000/162] DG1 + LMEM enabling
2020-12-07 13:39 UTC (3+ messages)
` [Intel-gfx] [RFC PATCH 113/162] drm/i915: Create stolen memory region from local memory
[Intel-gfx] [PATCH i-g-t v2] runner: Don't kill a test on taint if watching timeouts
2020-12-07 13:18 UTC (3+ messages)
[Intel-gfx] [PATCH] drm/i915/rkl: Remove require_force_probe protection
2020-12-07 10:02 UTC (8+ messages)
[Intel-gfx] [PATCH] drm/i915/display/dp: Compute the correct slice count for VDSC on DP
2020-12-07 9:01 UTC (2+ messages)
[Intel-gfx] [PATCH] drm/i915/display: Inject a failure into the initial modeset
2020-12-06 19:13 UTC (6+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: Inject a failure into the initial modeset (rev3)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [ANNOUNCE] upcoming mandated dim upgrade due to drm-intel branch change
2020-12-06 9:22 UTC (2+ messages)
[Intel-gfx] [PATCH 1/4] drm/i915/dg1: Implement WA_16011163337
2020-12-05 13:28 UTC (6+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915: remove WA_SET_BIT_MASKED()
` [Intel-gfx] [PATCH 3/4] drm/i915: remove WA_CLR_BIT_MASKED()
` [Intel-gfx] [PATCH 4/4] drm/i915: remove WA_SET_FIELD_MASKED()
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915/dg1: Implement WA_16011163337
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/dg1: Update voltage swing tables for DP
2020-12-05 11:56 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v3 9/9] drm/dp: Revert "drm/dp: Introduce EDID-based quirks"
2020-12-05 8:12 UTC (2+ messages)
[Intel-gfx] [PATCH 00/22] Introduce Alderlake-S
2020-12-05 5:22 UTC (14+ messages)
` [Intel-gfx] [PATCH 14/22] drm/i915/adl_s: Update PHY_MISC programming
` [Intel-gfx] [PATCH 15/22] drm/i915/adl_s: Add display WAs for ADL-S
` [Intel-gfx] [PATCH 16/22] drm/i915/adl_s: Add GT and CTX "
` [Intel-gfx] [PATCH 17/22] drm/i915/adl_s: MCHBAR memory info registers are moved
` [Intel-gfx] [PATCH 18/22] drm/i915/adl_s: Add power wells
` [Intel-gfx] [PATCH 19/22] drm/i915/adl_s: Re-use TGL GuC/HuC firmware
` [Intel-gfx] [PATCH 20/22] drm/i915/display: Add HAS_D12_PLANE_MINIMIZATION
` [Intel-gfx] [PATCH 21/22] drm/i915/adl_s: Load DMC
` [Intel-gfx] [PATCH 22/22] drm/i915/adl_s: Update memory bandwidth parameters
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce Alderlake-S (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v3 0/9] drm/i915: Add support for Intel's eDP backlight controls
2020-12-05 1:52 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Add support for Intel's eDP backlight controls (rev3)
[Intel-gfx] [PATCH] drm/i915/gem: Drop false !i915_vma_is_closed assertion
2020-12-05 1:44 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox