messages from 2021-02-10 22:38:08 to 2021-02-13 19:05:33 UTC [more...]
[Intel-gfx] [PATCH 0/3] Simplify intel_setup_outputs()
2021-02-13 19:05 UTC (2+ messages)
` [Intel-gfx] [PATCH 1/3] drm/i915/display: move vbt check to intel_ddi_init()
[Intel-gfx] [PATCH] kernel: Expose SYS_kcmp by default
2021-02-13 17:40 UTC (8+ messages)
` [Intel-gfx] [PATCH v3] kcmp: Support selection of SYS_kcmp without CHECKPOINT_RESTORE
[Intel-gfx] [PATCH v3 00/15] drm/i915: Clean up the DDI clock routing mess
2021-02-13 17:34 UTC (5+ messages)
` [Intel-gfx] [PATCH v3 01/15] drm/i915: Use intel_ddi_clk_select() for FDI
` [Intel-gfx] [PATCH v3 15/15] drm/i915: s/dev_priv/i915/ for the remainder of DDI clock routing
[Intel-gfx] [CI 1/4] drm/i915: stop registering if drm_dev_register() fails
2021-02-13 11:05 UTC (8+ messages)
` [Intel-gfx] [CI 2/4] drm/i915: group display-related register calls
` [Intel-gfx] [CI 3/4] drm/i915/display: move register functions to display/
` [Intel-gfx] [CI 4/4] drm/i915: move intel_init_audio_hooks inside display
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [CI,1/4] drm/i915: stop registering if drm_dev_register() fails
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [RFC PATCH 1/2] drm/dp: Make number of AUX retries configurable by display drivers
2021-02-13 10:26 UTC (6+ messages)
[Intel-gfx] [PATCH 1/2] drm/i915: FPGA_DBG is display-specific
2021-02-13 2:50 UTC (10+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915: Try to detect sudden loss of MMIO access
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/2] drm/i915: FPGA_DBG is display-specific
` [Intel-gfx] [PATCH v2 1/2] "
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [v2,1/2] drm/i915: FPGA_DBG is display-specific (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2] drm/i915/gen9bc: Handle TGP PCH during suspend/resume
2021-02-13 1:11 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gen9bc: Handle TGP PCH during suspend/resume (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gen9bc: Handle TGP PCH during suspend/resume (rev3)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [RFC v4 00/11] drm: Extract DPCD backlight helpers from i915, add support in nouveau
2021-02-12 22:15 UTC (12+ messages)
` [Intel-gfx] [RFC v4 05/11] drm/i915/dpcd_bl: Cleanup intel_dp_aux_vesa_enable_backlight() a bit
` [Intel-gfx] [RFC v4 08/11] drm/i915/dpcd_bl: Return early in vesa_calc_max_backlight if we can't read PWMGEN_BIT_COUNT
` [Intel-gfx] [RFC v4 09/11] drm/i915/dpcd_bl: Print return codes for VESA backlight failures
` [Intel-gfx] [RFC v4 10/11] drm/dp: Extract i915's eDP backlight code into DRM helpers
[Intel-gfx] [PATCH 1/3] drm/i915/display/adl_s: Fix dpclka_cfgcr0_clk_off mapping
2021-02-12 21:17 UTC (15+ messages)
` [Intel-gfx] [PATCH 2/3] drm/i915: Remove dead code from skl_pipe_wm_get_hw_state()
` [Intel-gfx] [PATCH 3/3] drm/i915: Fix plane watermark mismatches
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915/display/adl_s: Fix dpclka_cfgcr0_clk_off mapping
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/audio: set HDA link parameters in driver
2021-02-12 19:32 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] Revert "HAX sound: Disable probing snd_hda with DG1"
2021-02-12 17:16 UTC (6+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH] drm/i915/vbt: update DP max link rate table
2021-02-12 16:31 UTC (6+ messages)
[Intel-gfx] [RFC 1/3] proc: Show GPU runtimes
2021-02-12 16:07 UTC (6+ messages)
` [Intel-gfx] [RFC 3/3] drm/i915/gt: Export device and per-process runtimes via procfs
[Intel-gfx] [RFC 00/14] Introduce Intel PXP
2021-02-12 15:13 UTC (4+ messages)
[Intel-gfx] [PATCH] drm/i915/gt: Ratelimit heartbeat completion probing
2021-02-12 15:08 UTC (14+ messages)
` [Intel-gfx] [PATCH v3] "
` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/gt: Ratelimit heartbeat completion probing (rev8)
` [Intel-gfx] [PATCH v4] drm/i915/gt: Ratelimit heartbeat completion probing
` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/gt: Ratelimit heartbeat completion probing (rev9)
` [Intel-gfx] [PATCH v5] drm/i915/gt: Ratelimit heartbeat completion probing
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gt: Ratelimit heartbeat completion probing (rev10)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] [PATCH v6] drm/i915/gt: Ratelimit heartbeat completion probing
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gt: Ratelimit heartbeat completion probing (rev11)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH i-g-t] i915/gem_userptr_blts: Move readonly test into common block
2021-02-12 14:29 UTC (2+ messages)
[Intel-gfx] [PATCH 1/3] drm/i915: Wrap all access to i915_vma.node.start|size
2021-02-12 13:55 UTC (9+ messages)
` [Intel-gfx] [PATCH 2/3] drm/i915: Introduce guard pages to i915_vma
` [Intel-gfx] [PATCH 3/3] drm/i915: Refine VT-d scanout workaround
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915: Wrap all access to i915_vma.node.start|size
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v4] drm/i915/debugfs : PM_REQ and PM_RES registers
2021-02-12 13:04 UTC (3+ messages)
` [Intel-gfx] [PATCH v5] drm/i915/debugfs : PCU "
[Intel-gfx] [PATCH] drm/i915/debugfs: HDCP capability enc NULL check
2021-02-12 10:01 UTC (12+ messages)
` [Intel-gfx] [PATCH v2] "
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/debugfs: HDCP capability enc NULL check (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/debugfs: HDCP capability enc NULL check (rev3)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] ✓ Fi.CI.IGT: success "
[Intel-gfx] [PATCH v5 0/4] drm/i915/gen9_bc: Add TGP PCH support
2021-02-11 23:30 UTC (10+ messages)
` [Intel-gfx] [PATCH v5 1/4] drm/i915/gen9_bc: Recognize TGP PCH + CML combos
` [Intel-gfx] [PATCH v5 2/4] drm/i915/gen9_bc: Introduce TGP PCH DDC pin mappings
` [Intel-gfx] [PATCH v5 3/4] drm/i915/gen9_bc: Introduce HPD pin mappings for TGP PCH + CML combos
` [Intel-gfx] [PATCH v5 4/4] drm/i915/gen9_bc: Add W/A for missing STRAP config on "
[Intel-gfx] [PATCH] drm/i915/gen9bc: Handle TGP PCH during suspend/resume
2021-02-11 22:47 UTC (11+ messages)
[Intel-gfx] 2021 X.Org Foundation Membership renewal and election schedule
2021-02-11 20:05 UTC
[Intel-gfx] linux-next: Tree for Feb 11 (drivers/gpu/drm/i915/display/intel_panel.o)
2021-02-11 18:18 UTC
[Intel-gfx] [PATCH] drm/i915/display: Handle lane polarity for DDI port
2021-02-11 17:34 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v3 0/9] drm/i915/edp: enable eDP Multi-SST Operation (MSO)
2021-02-11 17:28 UTC (13+ messages)
` [Intel-gfx] [PATCH v3 1/9] drm/dp: add MSO related DPCD registers
` [Intel-gfx] [PATCH v3 2/9] drm/i915/edp: reject modes with dimensions other than fixed mode
` [Intel-gfx] [PATCH v3 3/9] drm/i915/edp: always add fixed mode to probed modes in ->get_modes()
` [Intel-gfx] [PATCH v3 4/9] drm/i915/edp: read sink MSO configuration for eDP 1.4+
` [Intel-gfx] [PATCH v3 5/9] drm/i915/reg: add stream splitter configuration definitions
` [Intel-gfx] [PATCH v3 6/9] drm/i915/mso: add splitter state readout for platforms that support it
` [Intel-gfx] [PATCH v3 7/9] drm/i915/mso: add splitter state check
` [Intel-gfx] [PATCH v3 8/9] drm/i915/edp: modify fixed and downclock modes for MSO
` [Intel-gfx] [PATCH v3 9/9] drm/i915/edp: enable eDP MSO during link training
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915/edp: enable eDP Multi-SST Operation (MSO)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Refine VT-d scanout workaround
2021-02-11 17:17 UTC (9+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] Revert "drm/atomic: document and enforce rules around "spurious" EBUSY"
2021-02-11 16:55 UTC (8+ messages)
[Intel-gfx] [PULL] drm-misc-next-fixes
2021-02-11 15:44 UTC
[Intel-gfx] [RFC PATCH 0/9] cgroup support for GPU devices
2021-02-11 15:34 UTC (5+ messages)
` [Intel-gfx] [RFC PATCH 8/9] drm/gem: Associate GEM objects with drm cgroup
[Intel-gfx] [PATCH] lib: Add a YAML emitter
2021-02-11 15:31 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for lib: Add a YAML emitter (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Probe system memory regions before enabling HW
2021-02-11 14:58 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH stable-5.10 1/2] drm/i915: Fix ICL MG PHY vswing handling
2021-02-11 14:18 UTC (3+ messages)
` [Intel-gfx] [PATCH stable-5.10 2/2] drm/i915: Skip vswing programming for TBT
[Intel-gfx] [PATCH] drm/i915: Defer object allocation from GGTT probe to GGTT init
2021-02-11 13:44 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
[Intel-gfx] [PATCH 0/3] HDMI2.1 PCON Misc Fixes
2021-02-11 13:33 UTC (8+ messages)
` [Intel-gfx] [PATCH 2/3] drm/dp_helper: Define options for FRL training for HDMI2.1 PCON
` [Intel-gfx] [PATCH v2 "
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for HDMI2.1 PCON Misc Fixes (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/6] drm/i915/gt: Sanitize GPU during prepare-to-suspend
2021-02-11 13:09 UTC (9+ messages)
` [Intel-gfx] [PATCH 2/6] drm/i915: Clear internal GT state on hibernate
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [1/6] drm/i915/gt: Sanitize GPU during prepare-to-suspend
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 00/18] Preliminary Display13 support
2021-02-11 12:29 UTC (20+ messages)
` [Intel-gfx] [PATCH 01/18] drm/i915/display13: add Display13 characteristics
` [Intel-gfx] [PATCH 02/18] drm/i915/display13: Handle proper AUX interrupt bits
` [Intel-gfx] [PATCH 03/18] drm/i915/display13: Enhanced pipe underrun reporting
` [Intel-gfx] [PATCH 04/18] drm/i915/display13: Define plane capabilities
` [Intel-gfx] [PATCH 05/18] drm/i915/display13: Support 128k plane stride
` [Intel-gfx] [PATCH 06/18] drm/i915/display13: Only enable legacy gamma for now
` [Intel-gfx] [PATCH 07/18] drm/i915/display13: Add Display13 power wells
` [Intel-gfx] [PATCH 08/18] drm/i915/display13: Handle LPSP for Display 13
` [Intel-gfx] [PATCH 18/18] drm/i915/display13: Enabling dithering after the CC1 pipe
[Intel-gfx] [5.10.y regression] i915 clear-residuals mitigation is causing gfx issues
2021-02-11 12:26 UTC (10+ messages)
[Intel-gfx] [PATCH 1/4] drm/i915/display: Rename for_each_intel_encoder.*_can_psr to for_each_intel_encoder.*_with_psr
2021-02-11 11:37 UTC (5+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/display: Only write to register in intel_psr2_program_trans_man_trk_ctl()
[Intel-gfx] [PATCH] i915/perf: Drop the check for report reason in OA
2021-02-11 11:01 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for i915/perf: Drop the check for report reason in OA (rev2)
[Intel-gfx] [PULL] drm-intel-fixes
2021-02-11 8:56 UTC
[Intel-gfx] [PATCH] drm/i915/adl_s: Add gmbus pin mapping
2021-02-11 5:07 UTC (3+ messages)
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox