messages from 2021-09-06 18:27:25 to 2021-09-08 04:45:42 UTC [more...]
[Intel-gfx] [PATCH 0/2] i915/uncore: constify the uncore vtables
2021-09-08 4:45 UTC (2+ messages)
` [Intel-gfx] [PATCH 1/2] drm/i915/uncore: split the fw get function into separate vfunc
[Intel-gfx] [PATCH 00/19] drm/i915: Short-term pinning and async eviction
2021-09-08 4:08 UTC (17+ messages)
` [Intel-gfx] [PATCH 02/19] drm/i915: Remove unused bits of i915_vma/active api
` [Intel-gfx] [PATCH 03/19] drm/i915: Slightly rework EXEC_OBJECT_CAPTURE handling
` [Intel-gfx] [PATCH 08/19] drm/i915: Fix runtime pm handling in i915_gem_shrink
` [Intel-gfx] [PATCH 09/19] drm/i915: Change shrink ordering to use locking around unbinding
` [Intel-gfx] [PATCH 11/19] drm/i915: Remove resv from i915_vma
` [Intel-gfx] [PATCH 13/19] drm/i915: Take object lock in i915_ggtt_pin if ww is not set
` [Intel-gfx] [PATCH 15/19] drm/i915: Remove support for unlocked i915_vma unbind
` [Intel-gfx] [PATCH 17/19] drm/i915: Add functions to set/get moving fence
[Intel-gfx] [PATCH 0/2] drm/i915: Add MOCS tables for XeHP SDV and DG2
2021-09-08 3:50 UTC (6+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Add MOCS tables for XeHP SDV and DG2 (rev3)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] ✓ Fi.CI.IGT: success "
[Intel-gfx] [PATCH] drm/i915: deduplicate frequency dump on debugfs
2021-09-08 3:20 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/gt: Add separate MOCS table for Gen12 devices other than TGL/RKL
2021-09-08 2:40 UTC (8+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/8] [CI] Enable GuC submission by default on DG1
2021-09-08 2:28 UTC (12+ messages)
` [Intel-gfx] [PATCH 1/8] drm/i915: Do not define vma on stack
` [Intel-gfx] [PATCH 2/8] drm/i915/guc: put all guc objects in lmem when available
` [Intel-gfx] [PATCH 3/8] drm/i915/guc: Add DG1 GuC / HuC firmware defs
` [Intel-gfx] [PATCH 4/8] drm/i915/guc: Enable GuC submission by default on DG1
` [Intel-gfx] [PATCH 5/8] Me: Allow relocs on DG1 for CI
` [Intel-gfx] [PATCH 6/8] Me: Workaround LMEM blow up
` [Intel-gfx] [PATCH 7/8] Me: Dump GuC log to dmesg on SLPC load failure
` [Intel-gfx] [PATCH 8/8] drm/i915: Get PM ref before accessing HW register
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Enable GuC submission by default on DG1 (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH 00/21] i915/display: split and constify vtable
2021-09-08 1:50 UTC (26+ messages)
` [Intel-gfx] [PATCH 01/21] drm/i915/pm: drop get_fifo_size vfunc
` [Intel-gfx] [PATCH 02/21] drm/i915: make update_wm take a dev_priv
` [Intel-gfx] [PATCH 03/21] drm/i915/wm: move the update watermark wrapper to display side
` [Intel-gfx] [PATCH 04/21] drm/i915: split clock gating init from display vtable
` [Intel-gfx] [PATCH 05/21] drm/i915: split watermark vfuncs "
` [Intel-gfx] [PATCH 06/21] drm/i915: split color functions "
` [Intel-gfx] [PATCH 07/21] drm/i915: split audio "
` [Intel-gfx] [PATCH 08/21] drm/i915: split cdclk "
` [Intel-gfx] [PATCH 09/21] drm/i915: split irq hotplug function "
` [Intel-gfx] [PATCH 10/21] drm/i915: split fdi link training "
` [Intel-gfx] [PATCH 11/21] drm/i915: split the dpll clock compute out "
` [Intel-gfx] [PATCH 12/21] drm/i915: constify fdi link training vtable
` [Intel-gfx] [PATCH 13/21] drm/i915: constify irq function vtable
` [Intel-gfx] [PATCH 14/21] drm/i915: constify color "
` [Intel-gfx] [PATCH 15/21] drm/i915: constify the audio "
` [Intel-gfx] [PATCH 16/21] drm/i915: constify the dpll clock vtable
` [Intel-gfx] [PATCH 17/21] drm/i915: constify the cdclk vtable
` [Intel-gfx] [PATCH 18/21] drm/i915: drop unused function ptr and comments
` [Intel-gfx] [PATCH 19/21] drm/i915: constify display function vtable
` [Intel-gfx] [PATCH 20/21] drm/i915: constify clock gating init vtable
` [Intel-gfx] [PATCH 21/21] drm/i915: constify display wm vtable
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for i915/display: split and constify vtable
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH] drm/i915: Get PM ref before accessing HW register
2021-09-08 1:15 UTC (2+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [RFC PATCH 00/10] refactor display structs a little bit
2021-09-08 1:05 UTC (8+ messages)
` [Intel-gfx] [PATCH 01/10] drm/i915: move display funcs into a display struct
[Intel-gfx] [PATCH 0/8] i915: Introduce Xe_HP compute engines
2021-09-08 0:00 UTC (13+ messages)
` [Intel-gfx] [PATCH 1/8] drm/i915/xehp: Define compute class and engine
` [Intel-gfx] [PATCH 2/8] drm/i915/xehp: CCS shares the render reset domain
` [Intel-gfx] [PATCH 3/8] drm/i915/xehp: Add Compute CS IRQ handlers
` [Intel-gfx] [PATCH 4/8] drm/i915/xehp: CCS should use RCS setup functions
` [Intel-gfx] [PATCH 5/8] drm/i915/xehp: compute engine pipe_control
` [Intel-gfx] [PATCH 6/8] drm/i915/xehp: Define context scheduling attributes in lrc descriptor
` [Intel-gfx] [PATCH 7/8] drm/i915/xehp: Enable ccs/dual-ctx in RCU_MODE
` [Intel-gfx] [PATCH 8/8] drm/i915/xehp: Extend uninterruptible OpenCL workloads to CCS
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for i915: Introduce Xe_HP compute engines
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/gtt: add some flushing for the 64K GTT path
2021-09-07 22:20 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/gtt: add some flushing for the 64K GTT path (rev2)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v3 1/3] drm/i915/display: Some code improvements and code style fixes for DRRS
2021-09-07 22:13 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [v3,1/3] drm/i915/display: Some code improvements and code style fixes for DRRS (rev2)
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v3,1/3] drm/i915/display: Some code improvements and code style fixes for DRRS (rev3)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/3] drm/i915: Guard debugfs against invalid access without display
2021-09-07 21:56 UTC (7+ messages)
` [Intel-gfx] [PATCH 3/3] drm/i915: remove some debug-only registers from MCHBAR
[Intel-gfx] [PATCH] drm/i915/display: Add HDR mode helper function
2021-09-07 19:54 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: Add HDR mode helper function (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v10 0/4] drm: update locking for modesetting
2021-09-07 19:50 UTC (2+ messages)
[Intel-gfx] [PATCH v2 0/6] drm/i915: Suspend / resume backup- and restore of LMEM
2021-09-07 17:37 UTC (8+ messages)
` [Intel-gfx] [PATCH v2 1/6] drm/i915/ttm: Implement a function to copy the contents of two TTM-base objects
` [Intel-gfx] [PATCH v2 2/6] drm/i915/gem: Implement a function to process all gem objects of a region
` [Intel-gfx] [PATCH v2 3/6] drm/i915 Implement LMEM backup and restore for suspend / resume
` [Intel-gfx] ✓ Fi.CI.IGT: success for drm/i915: Suspend / resume backup- and restore of LMEM. (rev2)
[Intel-gfx] [PATCH] kernel/locking: Add context to ww_mutex_trylock
2021-09-07 17:28 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v7 0/8] use DYNAMIC_DEBUG to implement DRM.debug
2021-09-07 17:26 UTC (15+ messages)
` [Intel-gfx] [PATCH v7 3/8] i915/gvt: use DEFINE_DYNAMIC_DEBUG_CATEGORIES to create "gvt:core:" etc categories
` [Intel-gfx] ✗ Fi.CI.IGT: failure for use DYNAMIC_DEBUG to implement DRM.debug (rev2)
[Intel-gfx] [PATCH] drm/i915: Free the returned object of acpi_evaluate_dsm()
2021-09-07 16:40 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH V4] drm/i915/gen11: Disable cursor clock gating in HDR mode
2021-09-07 16:11 UTC (8+ messages)
[Intel-gfx] [PATCH 01/11] drm/i915: Release i915_gem_context from a worker
2021-09-07 14:48 UTC (5+ messages)
` [Intel-gfx] [PATCH 05/11] drm/i915: Rename i915_gem_context_get_vm_rcu to i915_gem_context_get_eb_vm
[Intel-gfx] [PATCH v4] drm/i915: Use Transparent Hugepages when IOMMU is enabled
2021-09-07 12:12 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Use Transparent Hugepages when IOMMU is enabled (rev2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v2 0/6] drm/i915/adlp: Add support for remapping CCS FBs
2021-09-07 10:56 UTC (14+ messages)
` [Intel-gfx] [PATCH v2 2/6] drm/i915/adlp: Require always a power-of-two sized CCS surface stride
` [Intel-gfx] [PATCH v2 3/6] drm/i915/adlp: Assert that VMAs in DPT start at 0
` [Intel-gfx] [PATCH v2 4/6] drm/i915: Follow a new->old platform check order in intel_fb_stride_alignment
` [Intel-gfx] [PATCH v2 5/6] drm/i915/adlp: Add support for remapping CCS FBs
` [Intel-gfx] [PATCH v2 6/6] drm/fourcc: Add the ADL-P specific pitch requirements of CCS modifiers
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/adlp: Add support for remapping CCS FBs (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
` [Intel-gfx] [CI 0/6] drm/i915/adlp: Add support for remapping CCS FBs
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/adlp: Add support for remapping CCS FBs (rev3)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [RFC PATCH 00/25] refactor display struct
2021-09-07 10:19 UTC (29+ messages)
` [Intel-gfx] [PATCH 01/25] drm/i915: move display funcs into a display struct. (v3)
` [Intel-gfx] [PATCH 02/25] drm/i915/display: move cdclk info into display
` [Intel-gfx] [PATCH 03/25] drm/i915: move more pll/clocks into display struct
` [Intel-gfx] [PATCH 04/25] drm/i915/display: move gmbus "
` [Intel-gfx] [PATCH 05/25] drm/i915/display: move intel_dmc "
` [Intel-gfx] [PATCH 06/25] drm/i915/display: move mipi_mmio_base to "
` [Intel-gfx] [PATCH 07/25] drm/i915/display: move pps_mmio_base "
` [Intel-gfx] [PATCH 08/25] drm/i915/drrs: just use some local vars to simplify drrs code
` [Intel-gfx] [PATCH 09/25] drm/i915/display: move drrs into display struct
` [Intel-gfx] [PATCH 10/25] drm/i915/display: move fbc "
` [Intel-gfx] [PATCH 11/25] drm/i915/display: move pipe/plane mappings to "
` [Intel-gfx] [PATCH 12/25] drm/i915/display: move properties into "
` [Intel-gfx] [PATCH 13/25] drm/i915/display: move audio related members "
` [Intel-gfx] [PATCH 14/25] drm/i915/display: move HDCP related items "
` [Intel-gfx] [PATCH 15/25] drm/i915/display: move hotplug struct to "
` [Intel-gfx] [PATCH 16/25] drm/i915/display: move overlay into "
` [Intel-gfx] [PATCH 17/25] drm/i915/display: move fbdev info to "
` [Intel-gfx] [PATCH 18/25] drm/i915/display: move fb_tracking "
` [Intel-gfx] [PATCH 19/25] drm/i915/display: move delay and pch values "
` [Intel-gfx] [PATCH 20/25] drm/intel/display: move atomic related things to display
` [Intel-gfx] [PATCH 21/25] drm/i915/display: move a bunch of platform misc regs "
` [Intel-gfx] [PATCH 22/25] drm/i915/display: move dpll struct into display
` [Intel-gfx] [PATCH 23/25] drm/i915/display: move fdi_rx_config into display struct
` [Intel-gfx] [PATCH 24/25] drm/i915/display: move workqueues to "
` [Intel-gfx] [PATCH 25/25] drm/i915/display: move pps/backlight mutexes into display
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for refactor display struct
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/2] drm/i915/selftests: fixup igt_shrink_thp
2021-09-07 9:34 UTC (6+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915: Use Transparent Hugepages when IOMMU is enabled
[Intel-gfx] [PATCH v2 0/7] drm: add per-connector hotplug events
2021-09-07 9:16 UTC
[Intel-gfx] [PATCH 0/7] drm/i915/bios: remove vbt ddi_port_info caching
2021-09-07 8:11 UTC (4+ messages)
` [Intel-gfx] [PATCH 4/7] drm/i915/bios: use alternate aux channel directly from child data
[Intel-gfx] [PATCH v2 0/7] drm/i915/bios: remove vbt ddi_port_info caching
2021-09-07 8:09 UTC (4+ messages)
[Intel-gfx] [PATCH v6 0/3] drm/i915/hdcp: HDCP2.2 MST dock fixes
2021-09-07 5:54 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915/hdcp: HDCP2.2 MST dock fixes (rev8)
[Intel-gfx] [PATCH] drm/i915/adl_s: Remove require_force_probe protection
2021-09-07 5:43 UTC (2+ messages)
[Intel-gfx] [PATCH v2 1/6] drm/i915: Use tile block based dimensions for CCS origin x, y check
2021-09-07 3:24 UTC (2+ messages)
` [Intel-gfx] [CI "
[Intel-gfx] RFC: refactor display into a pointer
2021-09-07 0:25 UTC (3+ messages)
` [Intel-gfx] [PATCH] drm/i915: move display funcs into a display struct. (v2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
[Intel-gfx] [RFC v2 00/22] Add Support for Plane Color Lut and CSC features
2021-09-06 23:12 UTC (27+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add Support for Plane Color Lut and CSC features (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] [RFC v2 01/22] drm: RFC for Plane Color Hardware Pipeline
` [Intel-gfx] [RFC v2 02/22] drm: Add Enhanced Gamma and color lut range attributes
` [Intel-gfx] [RFC v2 03/22] drm: Add Plane Degamma Mode property
` [Intel-gfx] [RFC v2 04/22] drm: Add Plane Degamma Lut property
` [Intel-gfx] [RFC v2 05/22] drm/i915/xelpd: Define Degamma Lut range struct for HDR planes
` [Intel-gfx] [RFC v2 06/22] drm/i915/xelpd: Add register definitions for Plane Degamma
` [Intel-gfx] [RFC v2 07/22] drm/i915/xelpd: Enable plane color features
` [Intel-gfx] [RFC v2 08/22] drm/i915/xelpd: Add color capabilities of SDR planes
` [Intel-gfx] [RFC v2 09/22] drm/i915/xelpd: Program Plane Degamma Registers
` [Intel-gfx] [RFC v2 10/22] drm/i915/xelpd: Add plane color check to glk_plane_color_ctl
` [Intel-gfx] [RFC v2 11/22] drm/i915/xelpd: Initialize plane color features
` [Intel-gfx] [RFC v2 12/22] drm/i915/xelpd: Load plane color luts from atomic flip
` [Intel-gfx] [RFC v2 13/22] drm: Add Plane CTM property
` [Intel-gfx] [RFC v2 14/22] drm: Add helper to attach Plane ctm property
` [Intel-gfx] [RFC v2 15/22] drm/i915/xelpd: Define Plane CSC Registers
` [Intel-gfx] [RFC v2 16/22] drm/i915/xelpd: Enable Plane CSC
` [Intel-gfx] [RFC v2 17/22] drm: Add Plane Gamma Mode property
` [Intel-gfx] [RFC v2 18/22] drm: Add Plane Gamma Lut property
` [Intel-gfx] [RFC v2 19/22] drm/i915/xelpd: Define and Initialize Plane Gamma Lut range
` [Intel-gfx] [RFC v2 20/22] drm/i915/xelpd: Add register definitions for Plane Gamma
` [Intel-gfx] [RFC v2 21/22] drm/i915/xelpd: Program Plane Gamma Registers
` [Intel-gfx] [RFC v2 22/22] drm/i915/xelpd: Enable plane gamma
` [Intel-gfx] ✓ Fi.CI.BAT: success for Add Support for Plane Color Lut and CSC features (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox