messages from 2023-08-15 18:56:56 to 2023-08-17 22:46:35 UTC [more...]
[Intel-gfx] [PATCH] Revert "drm/edid: Fix csync detailed mode parsing"
2023-08-17 13:05 UTC (5+ messages)
` [Intel-gfx] [PATCH v2 2/2] drm/edid: Fix "Analog composite sync!" for current eDP display panels
[Intel-gfx] [PATCH 1/2] drm/i915/selftest: Simplify Y-major tiling in blit selftest
2023-08-17 22:45 UTC (9+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915: Eliminate has_4tile feature flag
` [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/selftest: Simplify Y-major tiling in blit selftest (rev3)
[Intel-gfx] [PATCH 00/18] DSC misc fixes
2023-08-17 22:40 UTC (21+ messages)
` [Intel-gfx] [PATCH 01/18] drm/i915/dp: Consider output_format while computing dsc bpp
` [Intel-gfx] [PATCH 02/18] drm/i915/dp: Move compressed bpp check with 420 format inside the helper
` [Intel-gfx] [PATCH 03/18] drm/i915/dp_mst: Use output_format to get the final link bpp
` [Intel-gfx] [PATCH 04/18] drm/i915/dp: Use consistent name for link bpp and compressed bpp
` [Intel-gfx] [PATCH 05/18] drm/i915/dp: Update Bigjoiner interface bits for computing "
` [Intel-gfx] [PATCH 06/18] drm/i915/intel_cdclk: Add vdsc with bigjoiner constraints on min_cdlck
` [Intel-gfx] [PATCH 07/18] drm/i915/dp: Remove extra logs for printing DSC info
` [Intel-gfx] [PATCH 08/18] drm/i915/dp: Avoid forcing DSC BPC for MST case
` [Intel-gfx] [PATCH 09/18] drm/i915/dp: Add functions to get min/max src input bpc with DSC
` [Intel-gfx] [PATCH 10/18] drm/i915/dp: Check min bpc DSC limits for dsc_force_bpc also
` [Intel-gfx] [PATCH 11/18] drm/i915/dp: Avoid left shift of DSC output bpp by 4
` [Intel-gfx] [PATCH 12/18] drm/i915/dp: Rename helper to get DSC max pipe_bpp
` [Intel-gfx] [PATCH 13/18] drm/i915/dp: Separate out functions for edp/DP for computing DSC bpp
` [Intel-gfx] [PATCH 14/18] drm/i915/dp: Add DSC BPC/BPP constraints while selecting pipe bpp with DSC
` [Intel-gfx] [PATCH 15/18] drm/i915/dp: Separate out function to get compressed bpp with joiner
` [Intel-gfx] [PATCH 16/18] drm/i915/dp: Get optimal link config to have best compressed bpp
` [Intel-gfx] [PATCH 17/18] drm/i915/dp: Check src/sink compressed bpp limit for edp
` [Intel-gfx] [PATCH 18/18] drm/i915/dp: Check if force_dsc_output_format is possible
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DSC misc fixes (rev8)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
[Intel-gfx] [PATCH v2 0/5] Drop support for pre-production DG2 hardware
2023-08-17 22:28 UTC (15+ messages)
` [Intel-gfx] [PATCH v2 1/5] drm/i915/dg2: Recognize pre-production hardware
` [Intel-gfx] [PATCH v2 2/5] drm/i915/dg2: Drop pre-production display workarounds
` [Intel-gfx] [PATCH v2 3/5] drm/i915/dg2: Drop pre-production GT workarounds
` [Intel-gfx] [PATCH v2 4/5] drm/i915: Tidy workaround definitions
` [Intel-gfx] [PATCH v2 5/5] drm/i915/dg2: Drop Wa_16011777198
` [Intel-gfx] [PATCH v3 "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Drop support for pre-production DG2 hardware (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v2] drm/i915/guc: Force a reset on internal GuC error
2023-08-17 21:25 UTC (6+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/guc: Force a reset on internal GuC error (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v8 0/8] Add DSC PPS readout
2023-08-17 20:19 UTC (13+ messages)
` [Intel-gfx] [PATCH v8 1/8] drm/i915/vdsc: Refactor dsc register field macro
` [Intel-gfx] [PATCH v8 2/8] drm/i915/vdsc: Add a check for dsc split cases
` [Intel-gfx] [PATCH v8 3/8] drm/i915/vdsc: Add func to get no. of vdsc instances per pipe
` [Intel-gfx] [PATCH v8 4/8] drm/i915/vdsc: Add function to read any PPS register
` [Intel-gfx] [PATCH v8 5/8] drm/i915/vdsc: Add function to write in "
` [Intel-gfx] [PATCH v8 6/8] drm/i915/vdsc: Remove unused dsc registers
` [Intel-gfx] [PATCH v8 7/8] drm/i915/vdsc: Fill the intel_dsc_get_pps_config function
` [Intel-gfx] [PATCH v8 8/8] drm/i915/display: Compare the readout dsc pps params
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add DSC PPS readout (rev8)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v2 0/4] Fix C10/C20 implementation w.r.t. owned PHY lanes
2023-08-17 19:36 UTC (10+ messages)
` [Intel-gfx] [PATCH v2 2/4] drm/i915: Simplify intel_cx0_program_phy_lane() with loop
` [Intel-gfx] ✗ Fi.CI.BAT: failure for Fix C10/C20 implementation w.r.t. owned PHY lanes (rev2)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Fix C10/C20 implementation w.r.t. owned PHY lanes (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/4] drm/bridge-connector: simplify handling of USB-C DP
2023-08-17 19:33 UTC (11+ messages)
` [Intel-gfx] [PATCH 3/4] drm/uapi: document the USB subconnector type
[Intel-gfx] [PATCH] drm/i915/display: Remove unused POWER_DOMAIN_MODESET
2023-08-17 17:53 UTC
[Intel-gfx] [PATCH 00/17] drm/i915: Improve BW management on shared display links
2023-08-17 16:27 UTC (19+ messages)
` [Intel-gfx] [PATCH 01/17] drm/i915/dp: Factor out helpers to compute the link limits
` [Intel-gfx] [PATCH 02/17] drm/i915/dp: Track the pipe and link bpp limits separately
` [Intel-gfx] [PATCH 03/17] drm/i915/dp: Skip computing a non-DSC link config if DSC is needed
` [Intel-gfx] [PATCH 04/17] drm/i915/dp: Update the link bpp limits for DSC mode
` [Intel-gfx] [PATCH 05/17] drm/i915/dp: Limit the output link bpp in "
` [Intel-gfx] [PATCH 06/17] drm/i915: Add helper to modeset a set of pipes
` [Intel-gfx] [PATCH 07/17] drm/i915: Factor out a helper to check/compute all the CRTC states
` [Intel-gfx] [PATCH 08/17] drm/i915/fdi: Improve FDI BW sharing between pipe B and C
` [Intel-gfx] [PATCH 09/17] drm/dp_mst: Fix fractional bpp scaling in drm_dp_calc_pbn_mode()
` [Intel-gfx] [PATCH 10/17] drm/dp_mst: Add a way to calculate PBN values with FEC overhead
` [Intel-gfx] [PATCH 11/17] drm/dp_mst: Add helper to determine if an MST port is downstream of another port
` [Intel-gfx] [PATCH 12/17] drm/dp_mst: Factor out a helper to check the atomic state of a topology manager
` [Intel-gfx] [PATCH 13/17] drm/dp_mst: Swap the order of checking root vs. non-root port BW limitations
` [Intel-gfx] [PATCH 14/17] drm/i915/dp_mst: Fix PBN calculation with FEC overhead
` [Intel-gfx] [PATCH 15/17] drm/i915/dp_mst: Add atomic state for all streams on pre-tgl platforms
` [Intel-gfx] [PATCH 16/17] drm/i915/dp_mst: Improve BW sharing between MST streams
` [Intel-gfx] [PATCH 17/17] drm/i915/dp_mst: Check BW limitations only when all streams are computed
[Intel-gfx] [PATCH] drm/i915/display: add lock while printing frontbuffer tracking bits to debugfs
2023-08-17 16:14 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/display: add lock while printing frontbuffer tracking bits to debugfs (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH v2] drm/i915/dgfx: Enable d3cold at s2idle
2023-08-17 16:07 UTC (8+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/dgfx: Enable d3cold at s2idle (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/6] drm/i915/color: cleanups and refactoring
2023-08-17 15:53 UTC (7+ messages)
` [Intel-gfx] [PATCH 1/6] drm/i915/regs: split out intel_color_regs.h
` [Intel-gfx] [PATCH 2/6] drm/i915/color: move CHV CGM pipe mode read to intel_color
` [Intel-gfx] [PATCH 3/6] drm/i915: move HSW+ gamma "
` [Intel-gfx] [PATCH 4/6] drm/i915: move ILK+ CSC "
` [Intel-gfx] [PATCH 5/6] drm/i915/color: move SKL+ gamma and CSC enable "
` [Intel-gfx] [PATCH 6/6] drm/i915/color: move pre-SKL "
[Intel-gfx] [PATCH 0/3] Get optimal audio frequency and channels
2023-08-17 15:24 UTC (10+ messages)
` [Intel-gfx] [PATCH 1/3] drm/i915: Add has_audio to separate audio parameter in crtc_state
` [Intel-gfx] [PATCH 2/3] drm/i915/display: Configure and initialize HDMI audio capabilities
` [Intel-gfx] [PATCH 3/3] drm/i915/display: Add wrapper to Compute SAD
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Get optimal audio frequency and channels (rev9)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PULL] drm-intel-fixes
2023-08-17 14:45 UTC
[Intel-gfx] [PATCH 00/20] DSC misc fixes
2023-08-17 13:52 UTC (5+ messages)
` [Intel-gfx] [PATCH 10/20] drm/i915/dp: Add functions to get min/max src input bpc with DSC
[Intel-gfx] [PATCH v2] drm/i915/huc: silence injected failure in the load via GSC path
2023-08-17 13:49 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/huc: silence injected failure in the load via GSC path (rev3)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PULL] drm-misc-fixes
2023-08-17 13:38 UTC
[Intel-gfx] [PULL] drm-misc-next-fixes
2023-08-17 13:18 UTC
[Intel-gfx] [PATCH v7 0/8] Add DSC PPS readout
2023-08-17 6:26 UTC (8+ messages)
` [Intel-gfx] [PATCH v7 4/8] drm/i915/vdsc: Add function to read any PPS register
[Intel-gfx] [PATCH v3] drm/i915/display: Dual refresh rate fastset fixes with VRR fastset
2023-08-16 23:06 UTC (3+ messages)
[Intel-gfx] [PATCH 0/2] drm/i915/selftests: Align igt_spinner_create_request with hangcheck
2023-08-16 21:00 UTC (7+ messages)
` [Intel-gfx] [PATCH 1/2] "
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
[Intel-gfx] [PATCH 0/4] Drop support for pre-production DG2 hardware
2023-08-16 20:07 UTC (11+ messages)
` [Intel-gfx] [PATCH 1/4] drm/i915/dg2: Recognize pre-production hardware
` [Intel-gfx] [PATCH 2/4] drm/i915/dg2: Drop pre-production display workarounds
` [Intel-gfx] [PATCH 4/4] drm/i915: Tidy workaround definitions
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Drop support for pre-production DG2 hardware
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH] drm/i915/display: Remove unused POWER_DOMAIN_MASK
2023-08-16 19:17 UTC (6+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH] drm/i915/dsi: Explicit first_line_bpg_offset assignment for DSI
2023-08-16 15:50 UTC (10+ messages)
[Intel-gfx] [PATCH v3 0/4] DP split for DP-MST
2023-08-16 14:48 UTC (9+ messages)
` [Intel-gfx] [PATCH v3 1/4] drm/i915/display: remove redundant parameter from sdp split update
` [Intel-gfx] [PATCH v3 2/4] drm/i915/display: combine DP audio compute config steps
` [Intel-gfx] [PATCH v3 3/4] drm/i915/display: update intel_dp_has_audio to support MST
` [Intel-gfx] [PATCH v3 4/4] drm/i915/display: configure SDP split for DP-MST
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for DP "
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2] drm/i915: Fix Kconfig error for CONFIG_DRM_I915
2023-08-15 1:27 UTC (6+ messages)
` [Intel-gfx] [PATCH] "
[Intel-gfx] [PATCH] drm/i915/dgfx: Enable d3cold at s2idle
2023-08-16 12:29 UTC (5+ messages)
[Intel-gfx] [PATCH v3] drm/i915/display/lspcon: Increase LSPCON mode settle timeout
2023-08-16 10:42 UTC (6+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/display/lspcon: Increase LSPCON mode settle timeout (rev4)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v3 0/4] drm/i915/tc: some clean-ups in max lane count handling code
2023-08-16 9:08 UTC (8+ messages)
` [Intel-gfx] [PATCH v3 1/4] drm/i915/tc: rename mtl_tc_port_get_pin_assignment_mask()
` [Intel-gfx] [PATCH v3 2/4] drm/i915/tc: make intel_tc_port_get_lane_mask() static
` [Intel-gfx] [PATCH v3 3/4] drm/i915/tc: move legacy code out of the main _max_lane_count() func
[Intel-gfx] [PATCH i-g-t] tests/i915_pm_freq_api: Ignore zero register value
2023-08-16 7:31 UTC (3+ messages)
` [Intel-gfx] [igt-dev] "
[Intel-gfx] [PATCH v3 0/3] drm/i915/pxp/mtl: Update gsc-heci cmd submission to align with fw/hw spec
2023-08-16 4:26 UTC (9+ messages)
` [Intel-gfx] [PATCH v3 1/3] drm/i915/pxp/mtl: Update pxp-firmware response timeout
` [Intel-gfx] [PATCH v3 2/3] drm/i915/pxp/mtl: Update pxp-firmware packet size
` [Intel-gfx] [PATCH v3 3/3] drm/i915/gt/pxp: User PXP contexts requires runalone bit in lrc
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/pxp/mtl: Update gsc-heci cmd submission to align with fw/hw spec
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/dg2: Remove Wa_15010599737
2023-08-15 22:41 UTC (3+ messages)
[Intel-gfx] [PATCH v2 0/3] Resolve suspend-resume racing with GuC destroy-context-worker
2023-08-15 19:08 UTC (7+ messages)
` [Intel-gfx] [PATCH v2 2/3] drm/i915/guc: Close deregister-context race against CT-loss
` [Intel-gfx] [PATCH v2 3/3] drm/i915/gt: Timeout when waiting for idle in suspending
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox