messages from 2025-10-14 04:29:43 to 2025-10-15 14:56:33 UTC [more...]
[PATCH 00/32] drm/i915/display: Add initial support for Xe3p_LPD
2025-10-15 14:56 UTC (44+ messages)
` [PATCH 01/32] drm/xe/nvl: Define NVL-S platform
` [PATCH 02/32] drm/i915/xe3p_lpd: Add Xe3p_LPD display IP features
` [PATCH 03/32] drm/i915/xe3p_lpd: Drop north display reset option programming
` [PATCH 04/32] drm/i915/display: Use braces for if-ladder in intel_bw_init_hw()
` [PATCH 05/32] drm/i915/dram: Add field ecc_impacting_de
` [PATCH 06/32] drm/i915/xe3p_lpd: Update bandwidth parameters
` [PATCH 07/32] drm/i915/xe3p_lpd: Expand bifield masks dbuf blocks fields
` [PATCH 08/32] drm/i915/xe3p_lpd: Support UINT16 formats
` [PATCH 09/32] drm/i915/xe3p_lpd: Extend FBC support to "
` [PATCH 10/32] drm/i915/xe3p_lpd: Horizontal flip support for linear surfaces
` [PATCH 11/32] drm/i915/xe3p_lpd: Wait for AUX channel power status
` [PATCH 12/32] drm/i915/xe3p_lpd: Underrun debuggability and error codes/hints
` [PATCH 13/32] drm/i915/xe3p_lpd: Remove gamma,csc bottom color checks
` [PATCH 14/32] drm/i915/xe3p_lpd: Adapt to updates on MBUS_CTL/DBUF_CTL registers
` [PATCH 15/32] drm/i915/xe3p_lpd: Always apply level-0 watermark adjustment
` [PATCH 16/32] drm/i915/xe3p_lpd: Add CDCLK table
` [PATCH 17/32] drm/i915/xe3p_lpd: Load DMC firmware
` [PATCH 18/32] drm/i915/xe3p_lpd: Drop support for interlace mode
` [PATCH 19/32] drm/i915/xe3p_lpd: PSR SU minimum lines is 4
` [PATCH 20/32] drm/i915/xe3p_lpd: Enable system caching for FBC
` [PATCH 21/32] drm/i915/xe3p_lpd: Extend Wa_16025573575
` [PATCH 22/32] drm/i915/xe3p_lpd: Don't allow odd ypan or ysize with semiplanar format
` [PATCH 23/32] drm/i915/xe3p_lpd: Reload DMC MMIO for pipes C and D
` [PATCH 24/32] drm/i915/xe3p_lpd: Introduce pixel normalizer config support
` [PATCH 25/32] drm/i915/xe3p_lpd: Add FBC support for FP16 formats
` [PATCH 26/32] drm/i915/xe3p_lpd: Enable pixel normalizer for fp16 formats for FBC
` [PATCH 27/32] drm/i915/vbt: Add fields dedicated_external and dyn_port_over_tc
` [PATCH 28/32] drm/i915/power: Use intel_encoder_is_tc()
` [PATCH 29/32] drm/i915/display: Handle dedicated external ports in intel_encoder_is_tc()
` [PATCH 30/32] drm/i915/wm: don't use method1 in Xe3p_LPD onwards
` [PATCH 31/32] drm/i915/xe3p_lpd: Extend Type-C flow for static DDI allocation
` [PATCH 32/32] drm/i915/nvls: Add NVL-S display support
` ✓ i915.CI.BAT: success for drm/i915/display: Add initial support for Xe3p_LPD
` ✓ i915.CI.Full: "
[CI 0/7] drm/i915/display: Fix C20 PHY PLL DP/HDMI mode programming
2025-10-15 14:32 UTC (9+ messages)
` [CI 1/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/DP_RATE field macros
` [CI 2/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/IS_DP flag macro
` [CI 3/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/CONTEXT_TOGGLE "
` [CI 4/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/IS_HDMI_FRL "
` [CI 5/7] drm/i915/display: Fix PHY_C20_VDR_CUSTOM_SERDES_RATE programming
` [CI 6/7] drm/i915/display: Fix PHY_C20_VDR_HDMI_RATE programming
` [CI 7/7] drm/i915/display: Add missing clock to C10 PHY state compute/HW readout
` ✓ i915.CI.BAT: success for drm/i915/display: Fix C20 PHY PLL DP/HDMI mode programming (rev2)
[PATCH] drm/xe/xe_debugfs: Exposure of G7 state residency counters through debugfs
2025-10-15 19:52 UTC (3+ messages)
` [PATCH] drm/xe/xe_debugfs: Expose G7 state residency counter "
[PATCH v2 0/3] drm/i915: Avoid lock inversion when pinning to GGTT
2025-10-15 14:05 UTC (9+ messages)
` [PATCH v2 1/3] "
` [PATCH v2 2/3] drm/i915: Wait longer for threads in migrate selftest on CHV/BXT+VTD
` [PATCH v2 3/3] drm/i915: Wait for page_sizes_gtt in gtt "
` ✓ i915.CI.BAT: success for drm/i915: Avoid lock inversion when pinning to GGTT (rev2)
` ✗ i915.CI.Full: failure "
` ✓ i915.CI.Full: success "
[PATCH v2 0/9] drm/i915/prefill: Introduce helpers for prefill latency calculations
2025-10-15 14:00 UTC (16+ messages)
` [PATCH v2 1/9] drm/i915/vblank: Add helper to get correct vblank length
` [PATCH v2 2/9] drm/i915: Reject modes with linetime > 64 usec
` [PATCH v2 3/9] drm/i915/cdclk: Add prefill helpers for CDCLK
` [PATCH v2 4/9] drm/i915/cdclk: Add intel_cdclk_min_cdclk_for_prefill()
` [PATCH v2 5/9] drm/i915/dsc: Add prefill helper for DSC
` [PATCH v2 6/9] drm/i915/scaler: Add scaler prefill helpers
` [PATCH v3 "
` [PATCH v2 7/9] drm/i915/wm: Add WM0 "
` [PATCH v2 8/9] drm/i915/prefill: Introduce skl_prefill.c
` [PATCH v2 9/9] drm/i915/wm: Use skl_prefill
` ✓ i915.CI.BAT: success for drm/i915/prefill: Introduce helpers for prefill latency calculations (rev2)
` ✗ i915.CI.Full: failure "
` ✓ i915.CI.BAT: success for drm/i915/prefill: Introduce helpers for prefill latency calculations (rev3)
[PATCH 00/10] Preparatory patches for guardband optimization
2025-10-15 13:54 UTC (19+ messages)
` [PATCH 01/10] drm/i915/vrr: Use crtc_vsync_start/end for computing vrr.vsync_start/end
` [PATCH 02/10] drm/i915/display: Move intel_dpll_crtc_compute_clock early
` [PATCH 03/10] drm/i915/vrr: s/intel_vrr_compute_config_late/intel_vrr_compute_guardband
` [PATCH 04/10] drm/i915/vblank: Add helper to get correct vblank length
` [PATCH 05/10] drm/i915/psr: Consider SCL lines when validating vblank for wake latency
` [PATCH 06/10] drm/i915/psr: Introduce helper intel_psr_set_non_psr_pipes()
` [PATCH 07/10] drm/i915/display: Introduce dp/psr_compute_config_late()
` [PATCH 08/10] drm/i915/psr: Check if final vblank is sufficient for PSR features
` [PATCH 09/10] drm/i915/display: Add vblank_start adjustment logic for always-on VRR TG
` [PATCH 10/10] drm/i915/display: Prepare for vblank_delay for LRR
` ✓ i915.CI.BAT: success for Preparatory patches for guardband optimization (rev7)
[PATCH 1/1] drm/i915/dmc: Use drm_WARN_ONCE()
2025-10-15 13:50 UTC
[PATCH 0/1] [wip] Switch to use kernel standard fault injection in i915
2025-10-15 13:27 UTC (4+ messages)
` [PATCH 1/1] drm/i915: switch to use kernel standard error injection
` ✗ i915.CI.BAT: failure for Switch to use kernel standard fault injection in i915 (rev7)
[PATCH v3 00/10] drm: Reduce page tables overhead with THP
2025-10-15 13:12 UTC (5+ messages)
` [PATCH v3 07/10] drm/panthor: Introduce huge tmpfs mount point option
[PATCH] drm/{i915,xe}/fbdev: add intel_fbdev_fb_pitch_align()
2025-10-15 13:02 UTC (2+ messages)
` ✓ i915.CI.BAT: success for "
[PATCH v2] drm/i915/panic: fix panic structure allocation memory leak
2025-10-15 12:54 UTC (3+ messages)
` ✓ i915.CI.BAT: success for drm/i915/panic: fix panic structure allocation memory leak (rev2)
[PATCH i-g-t v3 0/6] tests/gem_eio: Resolve timing issues in stress subtests
2025-10-15 12:39 UTC (7+ messages)
` [PATCH i-g-t v3 1/6] tests/gem_eio: Skip on too few reset-resume cycles
` [PATCH i-g-t v3 2/6] tests/gem_eio: Try harder to measure median resume time
` [PATCH i-g-t v3 3/6] tests/gem_eio: Adjust for slow resume after reset on Gen12+
` [PATCH i-g-t v3 4/6] tests/gem_eio: Iterate over physical rings in stress subtests
` [PATCH i-g-t v3 5/6] tests/gem_eio: Reduce debug info on stderr from "
` [PATCH i-g-t v3 6/6] tests/gem_eio: Reduce debug info on dmesg from kms subtest
[PATCH 0/7] drm/i915/display: Fix C20 PHY PLL DP/HDMI mode programming
2025-10-15 12:32 UTC (15+ messages)
` [PATCH 1/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/DP_RATE field macros
` [PATCH 2/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/IS_DP flag macro
` [PATCH 3/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/CONTEXT_TOGGLE "
` [PATCH 4/7] drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/IS_HDMI_FRL "
` [PATCH 5/7] drm/i915/display: Fix PHY_C20_VDR_CUSTOM_SERDES_RATE programming
` [PATCH 6/7] drm/i915/display: Fix PHY_C20_VDR_HDMI_RATE programming
` [PATCH 7/7] drm/i915/display: Add missing clock to C10 PHY state compute/HW readout
[PATCH v1] drm/ci: disable broken MR check in sanity job
2025-10-15 12:04 UTC (2+ messages)
[PATCH v1 0/7] drm/ci: add new jobs, uprev IGT and mesa
2025-10-15 12:03 UTC (2+ messages)
[PATCH 0/6] Optimize vrr.guardband
2025-10-15 11:57 UTC (8+ messages)
` [PATCH 1/6] [NOT FOR REVIEW] drm/i915/vrr: prep patches for guardband optimization squashed
` [PATCH 2/6] [NOT FOR REVIEW] drm/i915/prefill: Prefill latency calculations series squashed
` [PATCH 3/6] drm/i915/dp: Add SDP latency computation helper
` [PATCH 4/6] drm/i915/psr: Add function to compute max link-wake latency
` [PATCH 5/6] drm/i915/display: Add guardband check for feature latencies
` [PATCH 6/6] drm/i915/vrr: Use the min static optimized guardband
` ✗ i915.CI.BAT: failure for Optimize vrr.guardband
[PATCH 00/25] Enable LT PHY
2025-10-15 11:32 UTC (28+ messages)
` [PATCH 01/25] drm/i915/ltphy: Add LT Phy related VDR and Pipe Registers
` [PATCH 02/25] drm/i915/cx0: Change register bit naming for powerdown values
` [PATCH 03/25] drm/i915/ltphy: Phy lane reset for LT Phy
` [PATCH 04/25] drm/i915/ltphy: Program sequence for PORT_CLOCK_CTL "
` [PATCH 05/25] drm/i915/ltphy: Add a wrapper for LT Phy powerdown change sequence
` [PATCH 06/25] drm/i915/ltphy: Read PHY_VDR_0_CONFIG register
` [PATCH 07/25] drm/i915/ltphy: Add LT Phy Programming recipe tables
` [PATCH 08/25] drm/i915/ltphy: Program the VDR PLL registers for LT PHY
` [PATCH 09/25] drm/i915/ltphy: Update the ltpll config table value for eDP
` [PATCH 10/25] drm/i915/ltphy: Enable SSC during port clock programming
` [PATCH 11/25] drm/i915/ltphy: Add function to calculate LT PHY port clock
` [PATCH 12/25] drm/i915/ltphy: Program the P2P Transaction flow for LT Phy
` [PATCH 13/25] drm/i915/ltphy: Program the rest of the PORT_CLOCK_CTL steps
` [PATCH 14/25] drm/i915/ltphy: Program the rest of the LT Phy Enable sequence
` [PATCH 15/25] drm/i915/ltphy: Program LT Phy Non-TBT PLL disable sequence
` [PATCH 16/25] drm/i915/ltphy: Hook up LT Phy Enable & Disable sequences
` [PATCH 17/25] drm/i915/ddi: Define LT Phy Swing tables
` [PATCH 18/25] drm/i915/ltphy: Program LT Phy Voltage Swing
` [PATCH 19/25] drm/i915/ltphy: Enable/Disable Tx after Non TBT Enable sequence
` [PATCH 20/25] drm/i915/ltphy: Define the LT Phy state compare function
` [PATCH 21/25] drm/i915/ltphy: Define function to readout LT Phy PLL state
` [PATCH 22/25] drm/i915/ltphy: Define LT PHY PLL state verify function
` [PATCH 23/25] drm/i915/display: Aux Enable and Display powerwell timeouts
` [PATCH 24/25] drm/i915/ltphy: Modify the step that need to by skipped
` [PATCH 25/25] drm/i915/ltphy: Implement HDMI Algo for Pll state
` ✓ i915.CI.BAT: success for Enable LT PHY
` ✓ i915.CI.Full: "
[PATCH] drm/i915: drop unused non-i915 IS_<PLATFORM> macros
2025-10-15 8:33 UTC (3+ messages)
[PATCH 0/4] drm/client: Implement free callback for fbdev and log
2025-10-15 8:20 UTC (7+ messages)
` [PATCH 2/4] drm/log: Do not hold lock across drm_client_release()
` [PATCH 3/4] drm/log: Add free callback
` [PATCH 4/4] drm/client: Do not free client memory by default
[PATCH 0/8] Preparatory patches for guardband optimization
2025-10-15 4:29 UTC (17+ messages)
` [PATCH 1/8] drm/i915/vrr: Use crtc_vsync_start/end for computing vrr.vsync_start/end
` [PATCH 2/8] drm/i915/display: Move intel_dpll_crtc_compute_clock early
` [PATCH 3/8] drm/i915/vrr: s/intel_vrr_compute_config_late/intel_vrr_compute_guardband
` [PATCH 4/8] drm/i915/vblank: Add helper to get correct vblank length
` [PATCH 5/8] drm/i915/psr: Consider SCL lines when validating vblank for wake latency
` [PATCH 6/8] drm/i915/display: Check if final vblank is sufficient for PSR features
` [PATCH 7/8] drm/i915/display: Add vblank_start adjustment logic for always-on VRR TG
` [PATCH 8/8] drm/i915/display: Prepare for vblank_delay for LRR
` ✓ i915.CI.BAT: success for Preparatory patches for guardband optimization (rev4)
` ✓ i915.CI.Full: "
` ✓ i915.CI.BAT: success for Preparatory patches for guardband optimization (rev5)
` ✗ i915.CI.Full: failure "
[PATCH] drm/i915: Fix conversion between clock ticks and nanoseconds
2025-10-14 21:43 UTC (7+ messages)
[PATCH v2 0/2] Context isolation uAPI fixes
2025-10-14 15:36 UTC (3+ messages)
` [PATCH v2 1/2] drm/i915: Change semantics of context isolation reporting to UM
[PATCH v2] drm/i915/gem: handle drm_vma_node_allow_once() return value
2025-10-14 14:08 UTC (2+ messages)
` ✗ LGCI.VerificationFailed: failure for "
linux-next: manual merge of the drm-intel tree with the drm-intel-fixes tree
2025-10-14 12:29 UTC
[PATCH 3/3] drm/i915/display: add HAS_AUX_CCS() feature check
2025-10-14 9:50 UTC (4+ messages)
` [PATCH v2] "
[PATCH 0/3] drm/i915: Avoid lock inversion when pinning to GGTT
2025-10-14 8:33 UTC (8+ messages)
` [PATCH 1/3] "
` [PATCH 2/3] drm/i915: Wait longer for threads in migrate selftest on CHV/BXT+VTD
` [PATCH 3/3] drm/i915: Wait for page_sizes_gtt in gtt "
[PATCH 0/9] drm/i915: Reorder cdclk stuff for vblank/guardband length checks
2025-10-14 8:33 UTC (2+ messages)
` ✓ i915.CI.Full: success for "
[PATCH v5 00/30] Fix DYNAMIC_DEBUG classmaps for DRM
2025-10-14 8:03 UTC (2+ messages)
` ✓ i915.CI.Full: success for "
[PATCH v2] drm/client: Remove holds_console_lock parameter from suspend/resume
2025-10-14 7:33 UTC (2+ messages)
[PATCH v2] drm/i915: Setting/clearing the memory access bit when en/disabling i915
2025-10-14 6:29 UTC (3+ messages)
[PATCH 2/9] drm/{i915,xe}/fbdev: add intel_fbdev_fb_pitch_align()
2025-10-14 4:48 UTC (12+ messages)
` [PATCH 2/9] drm/{i915, xe}/fbdev: "
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox