Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2025-10-23 06:31:41 to 2025-10-24 14:19:00 UTC [more...]

[PATCH 00/22] drm/i915/vrr: A few fixes and a bunch of cleanup
 2025-10-24 14:18 UTC  (40+ messages)
` [PATCH 01/22] drm/i915/vrr: Fix intel_vrr_always_use_vrr_tg()==true on TGL
` [PATCH 02/22] drm/i915/lrr: Include SCL in lrr_params_changed()
` [PATCH 03/22] drm/i915: Remove the "vblank delay" state dump
` [PATCH 04/22] drm/i915/vrr: Compute fixed refresh rate timings the sam way as CMRR timings
` [PATCH 05/22] drm/i915/vrr: Reorganize intel_vrr_compute_cmrr_timings() a bit
` [PATCH 06/22] drm/i195/vrr: Move crtc_state->vrr.{vmin, vmax} update into intel_vrr_compute_vrr_timings()
` [PATCH 07/22] drm/i915/vrr: Move compute_fixed_rr_timings()
` [PATCH 08/22] drm/i915/vrr: Extract intel_vrr_set_vrr_timings()
` [PATCH 09/22] drm/i915/vrr: Avoid redundant TRANS_PUSH write in intel_vrr_enable()
` [PATCH 10/22] drm/i915/vrr: Move EMP_AS_SDP_TL write into intel_vrr_set_transcoder_timings()
` [PATCH 11/22] drm/i915/vrr: Use trans_vrr_ctl() in intel_vrr_transcoder_disable()
` [PATCH 12/22] drm/i915/vrr: Extract intel_vrr_tg_disable()
` [PATCH 13/22] drm/i915/vrr: Extract intel_vrr_tg_enable()
` [PATCH 14/22] drm/i915/vrr: Disable VRR TG in intel_vrr_transcoder_disable() only on always use_vrr_tg() platforms
` [PATCH 15/22] drm/i915/vrr: Always write TRANS_VRR_CTL in intel_vrr_set_transcoder_timings() on !always_use_vrr_tg()
` [PATCH 16/22] drm/i915/vrr: Remove redundant HAS_VRR() checks
` [PATCH 17/22] drm/i915/vrr: Move HAS_VRR() check into intel_vrr_set_transcoder_timings()
` [PATCH 18/22] drm/i915/vrr: s/crtc_state/old_crtc_state/ in intel_vrr_transcoder_disable()
` [PATCH 19/22] drm/i915/vrr: Nuke intel_vrr_vblank_exit_length()

[PATCH] drm/i915/dmabuf: Flush the cache in vmap
 2025-10-24 13:40 UTC  (6+ messages)
` ✓ i915.CI.BAT: success for "

[PATCH v2 00/26] Enable LT PHY
 2025-10-24 13:35 UTC  (28+ messages)
` [PATCH v2 01/26] drm/i915/ltphy: Add LT Phy related VDR and Pipe Registers
` [PATCH v2 02/26] drm/i915/cx0: Change register bit naming for powerdown values
` [PATCH v2 03/26] drm/i915/ltphy: Phy lane reset for LT Phy
` [PATCH v2 04/26] drm/i915/cx0: Move the HDMI FRL function to intel_hdmi
` [PATCH v2 05/26] drm/i915/ltphy: Program sequence for PORT_CLOCK_CTL for LT Phy
` [PATCH v2 06/26] drm/i915/ltphy: Add a wrapper for LT Phy powerdown change sequence
` [PATCH v2 07/26] drm/i915/ltphy: Read PHY_VDR_0_CONFIG register
` [PATCH v2 08/26] drm/i915/ltphy: Add LT Phy Programming recipe tables
` [PATCH v2 09/26] drm/i915/ltphy: Program the VDR PLL registers for LT PHY
` [PATCH v2 10/26] drm/i915/ltphy: Update the ltpll config table value for eDP
` [PATCH v2 11/26] drm/i915/ltphy: Enable SSC during port clock programming
` [PATCH v2 12/26] drm/i915/ltphy: Add function to calculate LT PHY port clock
` [PATCH v2 13/26] drm/i915/ltphy: Program the P2P Transaction flow for LT Phy
` [PATCH v2 14/26] drm/i915/ltphy: Program the rest of the PORT_CLOCK_CTL steps
` [PATCH v2 15/26] drm/i915/ltphy: Program the rest of the LT Phy Enable sequence
` [PATCH v2 16/26] drm/i915/ltphy: Program LT Phy Non-TBT PLL disable sequence
` [PATCH v2 17/26] drm/i915/ltphy: Hook up LT Phy Enable & Disable sequences
` [PATCH v2 18/26] drm/i915/ddi: Define LT Phy Swing tables
` [PATCH v2 19/26] drm/i915/ltphy: Program LT Phy Voltage Swing
` [PATCH v2 20/26] drm/i915/ltphy: Enable/Disable Tx after Non TBT Enable sequence
` [PATCH v2 21/26] drm/i915/ltphy: Define the LT Phy state compare function
` [PATCH v2 22/26] drm/i915/ltphy: Define function to readout LT Phy PLL state
` [PATCH v2 23/26] drm/i915/ltphy: Define LT PHY PLL state verify function
` [PATCH v2 24/26] drm/i915/display: Aux Enable and Display powerwell timeouts
` [PATCH v2 25/26] drm/i915/ltphy: Modify the step that need to be skipped
` [PATCH v2 26/26] drm/i915/ltphy: Implement HDMI Algo for Pll state
` ✓ i915.CI.BAT: success for Enable LT PHY (rev2)

[PATCH v2 0/6] Use display parent interface for runtime pm
 2025-10-24 13:34 UTC  (15+ messages)
` [PATCH v2 1/6] drm/{i915, xe}/display: pass parent interface to display probe
  ` [PATCH v2 1/6] drm/{i915,xe}/display: "
` [PATCH v2 2/6] drm/{i915, xe}/display: Add display runtime pm parent interface
  ` [PATCH v2 2/6] drm/{i915,xe}/display: "
` [PATCH v2 3/6] drm/i915/display: Runtime pm wrappers for display "
` [PATCH v2 4/6] drm/xe/display: "
` [PATCH v2 5/6] drm/i915/display: Use display parent interface for i915 runtime pm
` [PATCH v2 6/6] drm/xe/display: Use display parent interface for xe "
` ✗ i915.CI.BAT: failure for Use display parent interface for runtime pm (rev2)

[PATCH] drm/i915/rom: convert intel_rom interfaces to struct drm_device
 2025-10-24 12:58 UTC  (3+ messages)
` ✗ i915.CI.BAT: failure for "

[PATCH] drm/i915/vrr: Fix transmission line for Adaptive Sync SDP
 2025-10-24 12:39 UTC  (13+ messages)
` ✗ i915.CI.BAT: failure for "

[PULL] drm-xe-fixes
 2025-10-24 11:42 UTC  (2+ messages)

[PULL] drm-intel-fixes
 2025-10-24 11:39 UTC  (2+ messages)

[PULL] drm-misc-fixes
 2025-10-24 11:36 UTC  (2+ messages)

[PULL] drm-misc-next
 2025-10-24 11:26 UTC  (2+ messages)

[PULL] drm-xe-next
 2025-10-24 11:26 UTC  (2+ messages)

[PATCH v3 0/3] drm/i915: Avoid lock inversion when pinning to GGTT
 2025-10-24 10:39 UTC  (8+ messages)
` [PATCH v3 1/3] drm/i915: Avoid lock inversion when pinning to GGTT on CHV/BXT+VTD
` [PATCH v3 2/3] drm/i915: Wait longer for threads in migrate selftest "
` [PATCH v3 3/3] drm/i915: Wait for page_sizes_gtt in gtt "
` ✓ i915.CI.BAT: success for drm/i915: Avoid lock inversion when pinning to GGTT (rev3)
` ✗ i915.CI.Full: failure "
` ✓ i915.CI.Full: success "

[PATCH v3 00/11] PCI: Resizable BAR improvements
 2025-10-24 10:39 UTC  (5+ messages)

[PATCH 00/22] vfio: Give VFIO_DEVICE_GET_REGION_INFO its own op
 2025-10-24 10:12 UTC  (25+ messages)
` [PATCH 01/22] vfio: Provide a get_region_info op
` [PATCH 02/22] vfio/hisi: Convert to the "
` [PATCH 03/22] vfio/virtio: "
` [PATCH 04/22] vfio/nvgrace: "
` [PATCH 05/22] vfio/pci: Fill in the missing get_region_info ops
` [PATCH 06/22] vfio/mtty: Provide a get_region_info op
` [PATCH 07/22] vfio/mdpy: "
` [PATCH 08/22] vfio/mbochs: "
` [PATCH 09/22] vfio/platform: "
` [PATCH 10/22] vfio/fsl: "
` [PATCH 11/22] vfio/cdx: "
` [PATCH 12/22] vfio/ccw: "
` [PATCH 13/22] vfio/gvt: "
` [PATCH 14/22] vfio: Require drivers to implement get_region_info
` [PATCH 15/22] vfio: Add get_region_info_caps op
` [PATCH 16/22] vfio/mbochs: Convert mbochs to use vfio_info_add_capability()
` [PATCH 17/22] vfio/gvt: Convert to get_region_info_caps
` [PATCH 18/22] vfio/ccw: "
` [PATCH 19/22] vfio/pci: Convert all PCI drivers "
` [PATCH 20/22] vfio/platform: Convert "
` [PATCH 21/22] vfio: Move the remaining drivers "
` [PATCH 22/22] vfio: Remove the get_region_info op
` ✗ Fi.CI.BUILD: failure for vfio: Give VFIO_DEVICE_GET_REGION_INFO its own op

[PATCH v2] drm/{i915,xe}/fbdev: add intel_fbdev_fb_pitch_align()
 2025-10-24  8:42 UTC  (4+ messages)
` ✗ i915.CI.Full: failure for drm/{i915,xe}/fbdev: add intel_fbdev_fb_pitch_align() (rev2)

[PATCH 00/25] Enable LT PHY
 2025-10-24  7:33 UTC  (39+ messages)
` [PATCH 06/25] drm/i915/ltphy: Read PHY_VDR_0_CONFIG register
` [PATCH 07/25] drm/i915/ltphy: Add LT Phy Programming recipe tables
` [PATCH 08/25] drm/i915/ltphy: Program the VDR PLL registers for LT PHY
` [PATCH 09/25] drm/i915/ltphy: Update the ltpll config table value for eDP
` [PATCH 10/25] drm/i915/ltphy: Enable SSC during port clock programming
` [PATCH 12/25] drm/i915/ltphy: Program the P2P Transaction flow for LT Phy
` [PATCH 13/25] drm/i915/ltphy: Program the rest of the PORT_CLOCK_CTL steps
` [PATCH 14/25] drm/i915/ltphy: Program the rest of the LT Phy Enable sequence
` [PATCH 15/25] drm/i915/ltphy: Program LT Phy Non-TBT PLL disable sequence
` [PATCH 16/25] drm/i915/ltphy: Hook up LT Phy Enable & Disable sequences
` [PATCH 17/25] drm/i915/ddi: Define LT Phy Swing tables
` [PATCH 18/25] drm/i915/ltphy: Program LT Phy Voltage Swing
` [PATCH 19/25] drm/i915/ltphy: Enable/Disable Tx after Non TBT Enable sequence
` [PATCH 20/25] drm/i915/ltphy: Define the LT Phy state compare function
` [PATCH 21/25] drm/i915/ltphy: Define function to readout LT Phy PLL state
` [PATCH 22/25] drm/i915/ltphy: Define LT PHY PLL state verify function
` [PATCH 23/25] drm/i915/display: Aux Enable and Display powerwell timeouts
` [PATCH 24/25] drm/i915/ltphy: Modify the step that need to by skipped

[PATCH 1/2] drm/atomic: WARN about missing acquire_ctx in drm_atomic_get_private_obj_state()
 2025-10-24  7:12 UTC  (3+ messages)
` ✓ i915.CI.BAT: success for series starting with [1/2] drm/atomic: WARN about missing acquire_ctx in drm_atomic_get_private_obj_state() (rev3)
` ✗ i915.CI.Full: failure "

[PATCH] drm/i915/gt: Use standard API for seqcount read in TLB invalidation
 2025-10-24  5:40 UTC  (3+ messages)
` ✓ i915.CI.BAT: success for drm/i915/gt: Use standard API for seqcount read in TLB invalidation (rev2)
` ✓ i915.CI.Full: "

[v5 00/24] Plane Color Pipeline support for Intel platforms
 2025-10-24  4:29 UTC  (7+ messages)
` [v5 04/24] drm: Add 1D LUT multi-segmented color op
` [v5 05/24] drm: Define helper to initialize segmented 1D LUT
` [v5 06/24] drm: Add helper to extract lut from struct drm_color_lut_32

[PATCH v2] drm/i915/display: Take into account AS SDP in intel_dp_sdp_min_guardband
 2025-10-23 19:24 UTC  (5+ messages)
` ✗ i915.CI.Full: failure for drm/i915/display: Take into account AS SDP in intel_dp_sdp_min_guardband (rev2)

[PATCH] drm/i915/rps: convert rps interface to struct drm_device
 2025-10-23 17:50 UTC  (7+ messages)
` ✓ i915.CI.BAT: success for "
` ✗ i915.CI.Full: failure "

[PATCH 0/9] drm/i915: Fix CDCLK and scaler prefill calculations
 2025-10-23 17:44 UTC  (14+ messages)
` [PATCH 1/9] drm/i915/scaler: Don't clobber plane scaler scale factors with pfit scale factors
` [PATCH 2/9] drm/i915/scaler: Adjust pipe scaler scale factors for 4:2:0 ouput
` [PATCH 3/9] drm/i915: s/intel_atomic_check_crtcs()/intel_atomic_check_crtcs_late()/
` [PATCH 4/9] drm/i915: Introduce a new intel_atomic_check_crtcs()
` [PATCH 5/9] drm/i915/scaler: Call skl_update_scaler_crtc() earlier
` [PATCH 6/9] drm/i915/scaler: Assign scalers earlier

[PATCH 0/4] drm/client: Implement free callback for fbdev and log
 2025-10-23 15:39 UTC  (4+ messages)
` [PATCH 1/4] drm/client: Add client free callback to unprepare fb_helper

[PATCH 0/8] Enable DP2.1 alpm
 2025-10-23 15:19 UTC  (14+ messages)
` [PATCH 1/8] drm/i915/alpm: Add dpcd definition for DP2.1 alpm capability
` [PATCH 2/8] drm/i915/alpm: alpm_init() for DP2.1
` [PATCH 3/8] drm/i915/alpm: Replace is_edp() with alpm_is_possible()
` [PATCH 4/8] drm/i915/alpm: Enable debugfs for DP2.1
` [PATCH 5/8] drm/i915/alpm: Auxless wake time calculation for Xe3p
` [PATCH 6/8] drm/i915/alpm: Half LFPS cycle calculation
` [PATCH 7/8] drm/i915/alpm: Introduce has_alpm to decouple from pr/psr2/lobf
` [PATCH 8/8] drm/i915/alpm: Program lttpr count for DP 2.1 alpm
` ✗ i915.CI.BAT: failure for Enable DP2.1 alpm

[PATCH 1/2] drm/i915/display: drop a few unnecessary i915_drv.h includes
 2025-10-23  9:35 UTC  (5+ messages)
` [PATCH 2/2] drm/xe/compat: drop include xe_device.h from i915_drv.h

[RESEND 0/4] drm/{i915,xe}/dsb: refactor DSB buffer allocation
 2025-10-23  7:19 UTC  (2+ messages)
` ✗ i915.CI.Full: failure for drm/{i915,xe}/dsb: refactor DSB buffer allocation (rev2)

[PATCH 0/6] Use display parent interface for runtime pm
 2025-10-23  7:18 UTC  (4+ messages)
` [PATCH 1/6] drm/{i915, xe}/display: pass parent interface to display probe
  ` [PATCH 1/6] drm/{i915,xe}/display: "

[PATCH 0/6] drm/i915: i915_utils.h refactoring
 2025-10-23  6:31 UTC  (2+ messages)
` ✗ i915.CI.Full: failure for "


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox