Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2025-11-14 16:18:28 to 2025-11-18 08:50:58 UTC [more...]

[v6 00/16] Plane Color Pipeline support for Intel platforms
 2025-11-18  8:50 UTC  (17+ messages)
` [v6 03/16] drm/i915: Add intel_color_op
` [v6 04/16] drm/i915/color: Add helper to create intel colorop
` [v6 05/16] drm/i915/color: Create a transfer function color pipeline
` [v6 06/16] drm/i915/color: Add framework to program CSC
` [v6 07/16] drm/i915/color: Preserve sign bit when int_bits is Zero
` [v6 10/16] drm/i915/color: Add framework to program PRE/POST CSC LUT
` [v6 14/16] drm/i915/display: Add registers for 3D LUT
` [v6 15/16] drm/i915/color: Add 3D LUT to color pipeline

[PULL] drm-xe-next
 2025-11-18  8:34 UTC  (3+ messages)

REGRESSION on linux-next (next-20251106)
 2025-11-18  7:47 UTC  (11+ messages)

[PATCH v3 00/14] Remove redundant rcu_read_lock/unlock() in spin_lock
 2025-11-18  7:24 UTC  (4+ messages)
` [PATCH v3 14/14] wifi: ath9k: "

[PATCH v4 00/10] Enable DP2.1 alpm
 2025-11-18  5:49 UTC  (11+ messages)
` [PATCH v4 02/10] drm/i915/alpm: alpm_init() for DP2.1
` [PATCH v4 05/10] drm/i915/alpm: Auxless wake time calculation for Xe3p
` [PATCH v4 06/10] drm/i915/alpm: Half LFPS cycle calculation
` [PATCH v4 07/10] drm/i915/alpm: Program LTTPR count for DP 2.1 ALPM

[PATCH v2 00/32] drm/i915/cx0: Add MTL+ platforms to support dpll framework
 2025-11-18  4:38 UTC  (44+ messages)
` [PATCH v2 01/32] drm/i915/cx0: Rename TBT functions to be ICL specific
` [PATCH v2 02/32] drm/i915/cx0: Factor out C10 msgbus access start/end helpers
` [PATCH v2 03/32] drm/i915/cx0: Sanitize setting the Cx0 PLL use_c10 flag
` [PATCH v2 04/32] drm/i915/cx0: Sanitize calculating C20 PLL state from tables
` [PATCH v2 05/32] drm/i915/cx0: Track the C20 PHY VDR state in the PLL state
` [PATCH v2 06/32] drm/i915/cx0: Move definition of Cx0 PHY functions earlier
` [PATCH v2 07/32] drm/i915/cx0: Add macro to get DDI port width from a register value
` [PATCH v2 08/32] drm/i915/cx0: Track the Cx0 PHY enabled lane count in the PLL state
` [PATCH v2 09/32] drm/i915/cx0: Sanitize C10 PHY PLL SSC register setup
` [PATCH v2 10/32] drm/i915/cx0: Read out the Cx0 PHY SSC enabled state
` [PATCH v2 11/32] drm/i915/cx0: Determine Cx0 PLL DP mode from PLL state
` [PATCH v2 12/32] drm/i915/cx0: Determine Cx0 PLL port clock "
` [PATCH v2 13/32] drm/i915/cx0: Zero Cx0 PLL state before compute and HW readout
` [PATCH v2 14/32] drm/i915/cx0: Print additional Cx0 PLL HW state
` [PATCH v2 15/32] drm/i915/cx0: Remove state verification
` [PATCH v2 16/32] drm/i915/cx0: Add PLL information for MTL+
` [PATCH v2 17/32] drm/i915/cx0: Update C10/C20 state calculation
` [PATCH v2 18/32] drm/i915/cx0: Compute plls for MTL+ platform
` [PATCH v2 19/32] drm/i915/cx0: Add MTL+ .get_dplls hook
` [PATCH v2 20/32] drm/i915/cx0: Add MTL+ .put_dplls hook
` [PATCH v2 21/32] drm/i915/cx0: Add MTL+ .update_active_dpll hook
` [PATCH v2 22/32] drm/i915/cx0: Add MTL+ .update_dpll_ref_clks hook
` [PATCH v2 23/32] drm/i915/cx0: Add MTL+ .dump_hw_state hook
` [PATCH v2 24/32] drm/i915/cx0: Add .compare_hw_state hook
` [PATCH v2 25/32] drm/i915/cx0: Add MTL+ .get_hw_state hook
` [PATCH v2 26/32] drm/i915/cx0: Add MTL+ .get_freq hook
` [PATCH v2 27/32] drm/i915/cx0: Add MTL+ .crtc_get_dpll hook
` [PATCH v2 28/32] drm/i915/cx0: PLL verify debug state print
` [PATCH v2 29/32] drm/i915/cx0: Add MTL+ .enable_clock/.disable clock hooks on DDI
` [PATCH v2 30/32] drm/i915/cx0: Get encoder configuration for C10 and C20 PHY PLLs
` [PATCH v2 31/32] drm/i915/cx0: Add MTL+ Thunderbolt PLL hooks
` [PATCH v2 32/32] drm/i915/cx0: Enable dpll framework for MTL+
` ✗ i915.CI.BAT: failure for drm/i915/cx0: Add MTL+ platforms to support dpll framework

[RFC 0/8] CMTG enablement
 2025-11-18  1:00 UTC  (15+ messages)
` [RFC 1/8] drm/i915/cmtg: enable cmtg LNL onwards
` [RFC 2/8] drm/i915/cmtg: cmtg set clock select
` [RFC 3/8] drm/i915/cmtg: set timings for cmtg
` [RFC 4/8] drm/i915/cmtg: program vrr registers of cmtg
` [RFC 5/8] drm/i915/cmtg: program set context latency "
` [RFC 6/8] drm/i915/cmtg: set transcoder mn for cmtg
` [RFC 7/8] drm/i915/cmtg: program sync to port "
` [RFC 8/8] drm/i915/cmtg: enable cmtg ctl
` ✓ i915.CI.BAT: success for CMTG enablement
` ✓ i915.CI.Full: "

[PATCH v4 00/11] drm/i915/display: Add initial support for Xe3p_LPD
 2025-11-17 17:58 UTC  (12+ messages)
` [PATCH v4 07/11] drm/i915/xe3p_lpd: Extend Type-C flow for static DDI allocation

[PATCH v2] drm/i915/xe3p_lpd: Enable display use of system cache for FBC
 2025-11-17 17:41 UTC  (3+ messages)
` ✗ i915.CI.Full: failure for "

[CI 00/10] drm/i915: call irq and rps through the parent interface
 2025-11-17 17:23 UTC  (14+ messages)
` [CI 01/10] drm/{i915, xe}/display: duplicate gen2 irq/error init/reset in display irq
` [CI 02/10] drm/i915/display: convert the display irq interfaces to struct intel_display
` [CI 03/10] drm/{i915,xe}/display: move irq calls to parent interface
` [CI 04/10] drm/i915: add .vgpu_active "
` [CI 05/10] drm/i915: add .has_fenced_regions "
` [CI 06/10] drm/i915/rps: store struct dma_fence in struct wait_rps_boost
` [CI 07/10] drm/i915/rps: call RPS functions via the parent interface
` [CI 08/10] drm/i915/rps: postpone i915 fence check to boost
` [CI 09/10] drm/i915: add .fence_priority_display to parent interface
` [CI 10/10] drm/xe/rps: build RPS as part of xe
` ✗ i915.CI.BAT: failure for drm/i915: call irq and rps through the parent interface (rev5)
` ✗ i915.CI.BAT: failure for drm/i915: call irq and rps through the parent interface (rev6)

[PATCH v2] drm/i915: Use symmetric free for vma resources
 2025-11-17 14:45 UTC  (2+ messages)
` ✗ LGCI.VerificationFailed: failure for "

[PATCH] drm/i915: Fix improper freeing of GTT resources
 2025-11-13  6:28 UTC  (2+ messages)

[PATCH 0/1] drm/i915/display: Add quirk to force backlight type on some TUXEDO devices
 2025-11-14 18:43 UTC  (3+ messages)
` [PATCH 1/1] "

[PATCH v2 00/11] PCI: BAR resizing fix/rework
 2025-11-14 18:35 UTC  (11+ messages)
` [PATCH v2 03/11] PCI: Change pci_dev variable from 'bridge' to 'dev'
` [PATCH v2 08/11] drm/xe: Remove driver side BAR release before resize

Cache coherency issues when reading from intel Xe buffer
 2025-11-14  9:36 UTC  (4+ messages)

[PATCH] i915/display/intel_ddi: Reduce severity of failed FEC enabling
 2025-11-17 13:19 UTC  (3+ messages)
` ✓ i915.CI.BAT: success for i915/display/intel_ddi: Reduce severity of failed FEC enabling (rev2)
` ✓ i915.CI.Full: "

[PATCH i-g-t v2] tests/intel/gem_lmem_swapping: Run smem-oom helper loop in background
 2025-11-17 11:29 UTC 

[PATCH v8 00/18] Enable/Disable DC balance along with VRR DSB
 2025-11-17 10:43 UTC  (20+ messages)
` [PATCH v8 01/18] drm/i915/display: Add source param for dc balance
` [PATCH v8 02/18] drm/i915/dmc: Add pipe dmc registers and bits for DC Balance
` [PATCH v8 03/18] drm/i915/vrr: Add VRR DC balance registers
` [PATCH v8 04/18] drm/i915/vrr: Add functions to read out vmin/vmax stuff
` [PATCH v8 05/18] drm/i915/vrr: Add DC Balance params to crtc_state
` [PATCH v8 06/18] drm/i915/vrr: Add state dump for DC Balance params
` [PATCH v8 07/18] drm/i915/vrr: Add compute config "
` [PATCH v8 08/18] drm/i915/vrr: Add function to reset DC balance accumulated params
` [PATCH v8 09/18] drm/i915/display: Add DC Balance flip count operations
` [PATCH v8 10/18] drm/i915/vrr: Write DC balance params to hw registers
` [PATCH v8 11/18] drm/i915/vblank: Extract vrr_vblank_start()
` [PATCH v8 12/18] drm/i915/vrr: Implement vblank evasion with DC balancing
` [PATCH v8 13/18] drm/i915/display: Wait for VRR PUSH status update
` [PATCH v8 14/18] drm/i915/dsb: Add pipedmc dc balance enable/disable
` [PATCH v8 15/18] drm/i915/vrr: Pause DC Balancing for DSB commits
` [PATCH v8 16/18] drm/i915/display: Add function to configure event for dc balance
` [PATCH v8 17/18] drm/i915/vrr: Enable DC Balance
` [PATCH v8 18/18] drm/i915/vrr: Add function to check if DC Balance Possible
` ✓ i915.CI.Full: success for Enable/Disable DC balance along with VRR DSB

[PATCH] drm/display/dp_mst: Add protection against 0 vcpi
 2025-11-17 10:41 UTC  (7+ messages)

[PATCH v2] drm/fb-helper: Allocate and release fb_info in single place
 2025-11-17 10:19 UTC  (2+ messages)

[PATCH 0/5] LOBF fixes
 2025-11-17  7:36 UTC  (8+ messages)
` [PATCH 2/5] drm/i915/alpm: Allow LOBF only if window1 > alpm check_entry lines
` [PATCH 4/5] drm/i915/alpm: Simplify and align LOBF checks in pre/post plane update
` ✓ i915.CI.Full: success for LOBF fixes

[PATCH] drm/i915/dp: Restrict max source rate for WCL to HBR3
 2025-11-17  5:44 UTC  (3+ messages)
` ✗ i915.CI.Full: failure for "

[PATCH v3 1/2] drm/i915/ltphy: Implement HDMI Algo for Pll state
 2025-11-17  4:59 UTC  (3+ messages)

[PATCH v1 0/2] drm/ci: uprev IGT and enable apq8016, apq8096
 2025-11-16 15:32 UTC  (8+ messages)
` [PATCH v1 1/2] drm/ci: uprev mesa
` [PATCH v1 2/2] drm/ci: Move qualcomm baremetal jobs to lava
` ✓ i915.CI.Full: success for drm/ci: uprev IGT and enable apq8016, apq8096

[PATCH v3 0/2] Check if CSME is available before initializing PXP
 2025-11-15 13:13 UTC  (4+ messages)
` [PATCH v3 1/2] mei: me: Export the PCI ID list
` [PATCH v3 2/2] drm/i915/pxp: Do not support PXP if CSME is not available
` ✗ i915.CI.Full: failure for Check if CSME is available before initializing PXP (rev3)

[PATCH v9 00/11] drm: Reduce page tables overhead with THP
 2025-11-15  9:53 UTC  (16+ messages)
` [PATCH v9 01/11] drm/shmem-helper: Simplify page offset calculation in fault handler
` [PATCH v9 02/11] drm/shmem-helper: Map huge pages "
` [PATCH v9 03/11] drm/gem: Introduce drm_gem_get_unmapped_area() fop
` [PATCH v9 04/11] drm/gem: Add huge tmpfs mountpoint helpers
` [PATCH v9 05/11] drm/i915: Use "
` [PATCH v9 06/11] drm/v3d: "
` [PATCH v9 07/11] drm/gem: Get rid of *_with_mnt helpers
` [PATCH v9 08/11] drm/panthor: Introduce huge tmpfs mountpoint option
` [PATCH v9 09/11] drm/panthor: Improve IOMMU map/unmap debugging logs
` [PATCH v9 10/11] drm/panfrost: Introduce huge tmpfs mountpoint option
` [PATCH v9 11/11] Documentation/gpu/drm-mm: Add THP paragraph to GEM mapping section
` ✗ i915.CI.Full: failure for drm: Reduce page tables overhead with THP (rev6)

[CI] pci changes for drm-tip
 2025-11-15  6:15 UTC  (2+ messages)
` ✗ i915.CI.Full: failure for "

[PATCH 00/10] drm/i915: call irq and rps through the parent interface
 2025-11-15  5:22 UTC  (2+ messages)
` ✗ i915.CI.Full: failure for drm/i915: call irq and rps through the parent interface (rev4)

[PATCH v2] drm/buddy: Mark drm_test_buddy_fragmentation_performance test as slow
 2025-11-15  1:58 UTC  (2+ messages)
` ✓ i915.CI.Full: success for drm/buddy: Mark drm_test_buddy_fragmentation_performance test as slow (rev3)

[PATCH] drm/xe: use the same vga decode code as i915
 2025-11-14 22:23 UTC  (2+ messages)

[PATCH v5 0/8] drm/i915/display: Add initial support for Xe3p_LPD
 2025-11-14 20:52 UTC  (9+ messages)
` [PATCH v5 1/8] drm/i915/vbt: Add fields dedicated_external and dyn_port_over_tc
` [PATCH v5 2/8] drm/i915/power: Use intel_encoder_is_tc()
` [PATCH v5 3/8] drm/i915/display: Handle dedicated external ports in intel_encoder_is_tc()
` [PATCH v5 4/8] drm/i915/xe3p_lpd: Handle underrun debug bits
` [PATCH v5 5/8] drm/i915/nvls: Add NVL-S display support
` [PATCH v5 6/8] drm/i915/display: Use platform check in HAS_LT_PHY()
` [PATCH v5 7/8] drm/i915/display: Move HAS_LT_PHY() to intel_display_device.h
` [PATCH v5 8/8] drm/i915/display: Use HAS_LT_PHY() for LT PHY AUX power

[PATCH 07/10] drm/i915/rps: call RPS functions via the parent interface
 2025-11-14 16:22 UTC  (3+ messages)
` [PATCH v2] "

[PULL] drm-intel-gt-next
 2025-11-14 16:22 UTC 

[PATCH 05/10] drm/i915: add .fence_support_legacy to parent interface
 2025-11-14 16:18 UTC  (3+ messages)
` [PATCH v2] FIXME drm/i915: add .has_fenced_regions "


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox