Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2025-11-25 17:24:43 to 2025-11-27 17:52:05 UTC [more...]

[PATCH 0/6] dma-fence: Remove return code of dma_fence_signal() et al
 2025-11-27 17:19 UTC  (23+ messages)
` [PATCH 1/6] dma-buf/dma-fence: Add dma_fence_test_signaled_flag()
` [PATCH 2/6] amd/amdkfd: Ignore return code of dma_fence_signal()
` [PATCH 3/6] drm/gpu/xe: Ignore dma_fenc_signal() return code

[PATCH 00/50] drm/i915/dp: Clean up link BW/DSC slice config computation
 2025-11-27 17:50 UTC  (34+ messages)
` [PATCH 01/50] drm/dp: Parse all DSC slice count caps for eDP 1.5
` [PATCH 02/50] drm/dp: Add drm_dp_dsc_sink_slice_count_mask()
` [PATCH 03/50] drm/i915/dp: Fix DSC sink's slice count capability check
` [PATCH 04/50] drm/i915/dp: Return a fixed point BPP value from intel_dp_output_bpp()
` [PATCH 05/50] drm/i915/dp: Use a mode's crtc_clock vs. clock during state computation
` [PATCH 06/50] drm/i915/dp: Factor out intel_dp_link_bw_overhead()
` [PATCH 07/50] drm/i915/dp: Fix BW check in is_bw_sufficient_for_dsc_config()
` [PATCH 08/50] drm/i915/dp: Use the effective data rate for DP BW calculation
` [PATCH 09/50] drm/i915/dp: Use the effective data rate for DP compressed "
` [PATCH 10/50] drm/i915/dp: Account with MST, SSC BW overhead for uncompressed DP-MST stream BW
` [PATCH 11/50] drm/i915/dp: Account with DSC BW overhead for compressed DP-SST "
` [PATCH 12/50] drm/i915/dp: Account with pipe joiner max compressed BPP limit for DP-MST and eDP
` [PATCH 13/50] drm/i915/dp: Drop unused timeslots param from dsc_compute_link_config()
` [PATCH 14/50] drm/i915/dp: Factor out align_max_sink_dsc_input_bpp()
` [PATCH 15/50] drm/i915/dp: Factor out align_max_vesa_compressed_bpp_x16()
` [PATCH 16/50] drm/i915/dp: Fail state computation for invalid min/max link BPP values
` [PATCH 17/50] drm/i915/dp: Fail state computation for invalid max throughput BPP value
` [PATCH 18/50] drm/i915/dp: Fail state computation for invalid max sink compressed "
` [PATCH 19/50] drm/i915/dp: Fail state computation for invalid DSC source input BPP values
` [PATCH 20/50] drm/i915/dp: Align min/max DSC input BPPs to sink caps
` [PATCH 21/50] drm/i915/dp: Align min/max compressed BPPs when calculating BPP limits
` [PATCH 22/50] drm/i915/dp: Drop intel_dp parameter from intel_dp_compute_config_link_bpp_limits()
` [PATCH 23/50] drm/i915/dp: Pass intel_output_format to intel_dp_dsc_sink_{min_max}_compressed_bpp()
` [PATCH 24/50] drm/i915/dp: Pass mode clock to dsc_throughput_quirk_max_bpp_x16()
` [PATCH 25/50] drm/i915/dp: Factor out compute_min_compressed_bpp_x16()
` [PATCH 26/50] drm/i915/dp: Factor out compute_max_compressed_bpp_x16()
` [PATCH 27/50] drm/i915/dp: Add intel_dp_mode_valid_with_dsc()
` [PATCH 28/50] drm/i915/dp: Unify detect and compute time DSC mode BW validation
` [PATCH 29/50] drm/i915/dp: Use helpers to align min/max compressed BPPs
` [PATCH 30/50] drm/i915/dp: Simplify computing DSC BPPs for eDP
` [PATCH 31/50] drm/i915/dp: Simplify computing DSC BPPs for DP-SST
` [PATCH 33/50] drm/i915/dp: Unify computing compressed BPP for DP-SST and eDP
` [PATCH 34/50] drm/i915/dp: Simplify eDP vs. DP compressed BPP computation

[PATCH] drm/i915/gem: NULL-initialize the eb->vma[].vma pointers in gem_do_execbuffer
 2025-11-27 17:05 UTC  (10+ messages)
` ✓ i915.CI.Full: success for "

[RESEND 0/4] drm/{i915,xe}/dsb: refactor DSB buffer allocation
 2025-11-27 17:04 UTC  (12+ messages)
` [RESEND 1/4] drm/{i915, xe}/dsb: make {intel, xe}_dsb_buffer.c independent of display
` [RESEND 2/4] drm/{i915, xe}/dsb: allocate struct intel_dsb_buffer dynamically
` [RESEND 3/4] drm/{i915,xe}/dsb: make struct intel_dsb_buffer opaque
` [RESEND 4/4] drm/xe/dsb: drop the unnecessary struct i915_vma
` ✗ i915.CI.BAT: failure for drm/{i915,xe}/dsb: refactor DSB buffer allocation (rev3)
` ✓ i915.CI.BAT: success for drm/{i915,xe}/dsb: refactor DSB buffer allocation (rev4)
` ✗ i915.CI.Full: failure "

REGRESSION on drm-tip
 2025-11-27 16:06 UTC  (3+ messages)

[Core-for-CI] Revert "power: always freeze efivarfs"
 2025-11-27 14:47 UTC  (4+ messages)
` ✗ i915.CI.BAT: failure for "
` ✓ i915.CI.BAT: success for Revert "power: always freeze efivarfs" (rev2)
` ✗ i915.CI.Full: failure "

REGRESSION on linux-next (next-20251125)
 2025-11-27 14:23 UTC  (7+ messages)
` ✗ Fi.CI.BUILD: failure for "

[PATCH v4 0/3] drm/i915/display: Enable system cache support for FBC
 2025-11-27 14:09 UTC  (9+ messages)
` [PATCH v4 1/3] drm/i915/display: Use a sub-struct for fbc operations in intel_display
` [PATCH v4 2/3] drm/i915/xe3p_lpd: Enable display use of system cache for FBC
` [PATCH v4 3/3] drm/i915/fbc: Apply Wa_14025769978
` ✗ i915.CI.BAT: failure for drm/i915/display: Enable system cache support for FBC (rev2)
` ✗ Fi.CI.BUILD: failure for drm/i915/display: Enable system cache support for FBC (rev3)

please backport 8c9006283e4b ("Revert "drm/i915/dp: Reject HBR3 when sink doesn't support TPS4"")
 2025-11-27 14:06 UTC  (3+ messages)

[PATCH 0/4] Selective Fetch and async flip
 2025-11-27 11:36 UTC  (5+ messages)
` [PATCH 2/4] drm/i915/psr: Perform vblank evasion on async flip as well for PSR

[PATCH v9 00/17] Enable/Disable DC balance along with VRR DSB
 2025-11-27 10:57 UTC  (21+ messages)
` [PATCH v9 01/17] drm/i915/display: Add source param for dc balance
` [PATCH v9 02/17] drm/i915/dmc: Add pipe dmc registers and bits for DC Balance
` [PATCH v9 03/17] drm/i915/vrr: Add VRR DC balance registers
` [PATCH v9 04/17] drm/i915/vrr: Add functions to read out vmin/vmax stuff
` [PATCH v9 05/17] drm/i915/vrr: Add DC Balance params to crtc_state
` [PATCH v9 06/17] drm/i915/vrr: Add state dump for DC Balance params
` [PATCH v9 07/17] drm/i915/vrr: Add compute config "
` [PATCH v9 08/17] drm/i915/vrr: Add function to reset DC balance accumulated params
` [PATCH v9 09/17] drm/i915/display: Add DC Balance flip count operations
` [PATCH v9 10/17] drm/i915/vrr: Write DC balance params to hw registers
` [PATCH v9 11/17] drm/i915/vblank: Extract vrr_vblank_start()
` [PATCH v9 12/17] drm/i915/vrr: Implement vblank evasion with DC balancing
` [PATCH v9 13/17] drm/i915/display: Wait for VRR PUSH status update
` [PATCH v9 14/17] drm/i915/dsb: Add pipedmc dc balance enable/disable
` [PATCH v9 15/17] drm/i915/vrr: Pause DC Balancing for DSB commits
` [PATCH v9 16/17] drm/i915/display: Add function to configure event for dc balance
` [PATCH v9 17/17] drm/i915/vrr: Enable DC Balance
` ✗ i915.CI.BAT: failure for Enable/Disable DC balance along with VRR DSB

[PATCH] drm/i915/display: Check number of scalers for casf
 2025-11-27 10:32 UTC  (5+ messages)
` [PATCH v2] drm/i915/crtc: Expose sharpness only if num_scalers is >= 2
` ✗ i915.CI.BAT: failure for drm/i915/display: Check number of scalers for casf (rev2)
` ✓ i915.CI.BAT: success "
` ✗ i915.CI.Full: failure "

[PATCH] drm/i915/dp: Add byte-by-byte fallback for broken USB-C adapters
 2025-11-27  9:07 UTC  (3+ messages)
` ✓ i915.CI.BAT: success for "
` ✓ i915.CI.Full: "

[PULL] drm-misc-fixes
 2025-11-27  8:10 UTC 

[PATCH 0/3] drm/i915: Async flip stuff
 2025-11-27  7:27 UTC  (5+ messages)
` [PATCH 2/3] drm/i915: Expose the IN_FORMATS_ASYNC blob for all planes
` [PATCH 3/3] drm/i915: Eliminate one more frequent drm_format_info()

[PATCH] drm/display/dp_mst: Add protection against 0 vcpi
 2025-11-26 23:11 UTC  (3+ messages)
` [PATCH v2] "

DEBUG: Show held locks on failure
 2025-11-26 23:03 UTC  (3+ messages)
` ✓ i915.CI.BAT: success for "
` ✗ i915.CI.Full: failure "

[PATCH v2 0/7] drm/i915/display: Handle vblank evasion with CONFIG_PREEMPT_RT
 2025-11-26 22:57 UTC  (13+ messages)
` [PATCH v2 2/7] drm/i915/display: Use intel_de_write_fw in intel_pipe_fastset
` [PATCH v2 3/7] drm/i915/display: Move vblank put until after critical section
` [PATCH v2 4/7] drm/i915/display: Remove locking from intel_vblank_evade "
` [PATCH v2 6/7] drm/i915/display: Enable interrupts earlier on PREEMPT_RT

[PATCH v3 0/2] Check if CSME is available before initializing PXP
 2025-11-26 22:24 UTC  (10+ messages)
` [PATCH v3 1/2] mei: me: Export the PCI ID list
` [PATCH v3 2/2] drm/i915/pxp: Do not support PXP if CSME is not available

[PATCH RESEND v4] drm/i915/selftests: Keep mock file open during unfaultable migrate with fill
 2025-11-26 16:11 UTC  (6+ messages)
` ✓ i915.CI.BAT: success for drm/i915/selftests: Keep mock file open during unfaultable migrate with fill (rev6)
` ✗ i915.CI.Full: failure "

[PATCH] fixeup! drm/xe/xe_pagefault: Fix potential uninitialized fence usage in xe_pagefault_handle_vma
 2025-11-26 16:07 UTC  (11+ messages)
` ✗ i915.CI.Full: failure for "

[PULL] drm-intel-fixes
 2025-11-26 15:44 UTC 

[PULL] drm-misc-next-fixes
 2025-11-26 15:20 UTC 

[PATCH] gpu: Move DRM buddy allocator one level up
 2025-11-26 15:17 UTC  (15+ messages)
` ✓ i915.CI.BAT: success for "
  ` ✗ Fi.CI.CHECKPATCH: warning "
` ✗ i915.CI.Full: failure "

[PATCH 0/1] Switch to use kernel standard fault injection in i915
 2025-11-26 13:52 UTC  (3+ messages)
` [PATCH 1/1] drm/i915: switch to use kernel standard error injection

[PATCH 1/4] drm/i915/psr: Add helper for checking if vblank evasion is needed by PSR
 2025-11-26 13:32 UTC  (2+ messages)

[PATCH v2] i915: Support Intel GPU porting on any non-x86 system
 2025-11-26  1:39 UTC  (7+ messages)

[PATCH v9 00/11] drm: Reduce page tables overhead with THP
 2025-11-26 10:10 UTC  (3+ messages)
` [PATCH v9 09/11] drm/panthor: Improve IOMMU map/unmap debugging logs

[PATCH 0/2] drm/i915/hdcp: call HDCP GSC hook via parent interface
 2025-11-26  8:33 UTC  (3+ messages)
` ✓ i915.CI.BAT: success for "
` ✓ i915.CI.Full: "

[PATCH v8 00/18] Enable/Disable DC balance along with VRR DSB
 2025-11-26  7:30 UTC  (28+ messages)
` [PATCH v8 01/18] drm/i915/display: Add source param for dc balance
` [PATCH v8 02/18] drm/i915/dmc: Add pipe dmc registers and bits for DC Balance
` [PATCH v8 03/18] drm/i915/vrr: Add VRR DC balance registers
` [PATCH v8 06/18] drm/i915/vrr: Add state dump for DC Balance params
` [PATCH v8 07/18] drm/i915/vrr: Add compute config "
` [PATCH v8 08/18] drm/i915/vrr: Add function to reset DC balance accumulated params
` [PATCH v8 09/18] drm/i915/display: Add DC Balance flip count operations
` [PATCH v8 10/18] drm/i915/vrr: Write DC balance params to hw registers
` [PATCH v8 13/18] drm/i915/display: Wait for VRR PUSH status update
` [PATCH v8 16/18] drm/i915/display: Add function to configure event for dc balance
` [PATCH v8 17/18] drm/i915/vrr: Enable DC Balance
` [PATCH v8 18/18] drm/i915/vrr: Add function to check if DC Balance Possible

[PATCH v2 0/5] drm/i915/display: switch from intel_wakeref_t to struct ref_tracker *
 2025-11-26  2:30 UTC  (2+ messages)
` ✗ i915.CI.Full: failure for drm/i915/display: switch from intel_wakeref_t to struct ref_tracker * (rev2)

[V6 PATCH] Due to SLA agreement between PF and VFs, multi CCS mode can't be enabled when VFs are already enabled. Similarly, enabling VFs must be blocked when multi CCS mode enabled
 2025-11-25 22:33 UTC  (3+ messages)
` ✓ i915.CI.Full: success for "

[PATCH 0/6] drm/i915: uapi vs. hw state fixes
 2025-11-25 19:41 UTC  (2+ messages)

[PATCH v2/2] i915: Support Intel GPU porting on any non-x86 system
 2025-11-25 18:23 UTC  (2+ messages)
` ✗ LGCI.VerificationFailed: failure for i915: Support Intel GPU porting on any non-x86 system. (rev4)

[RFC] drm/i915: move i915 specific display adaptation files to display-adapt
 2025-11-25 17:30 UTC  (3+ messages)

[PATCH] drm/i915/display: stop using the configurable fence timeout
 2025-11-25 17:24 UTC  (4+ messages)
` ✗ i915.CI.Full: failure for drm/i915/display: stop using the configurable fence timeout (rev2)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox