messages from 2026-06-07 21:33:25 to 2026-06-09 12:14:18 UTC [more...]
[PATCH v2 00/14] list: Prepare entry iterators to cache cursor state
2026-06-09 10:33 UTC (9+ messages)
` [PATCH v2 03/14] drm/bridge: Open-code bridge chain list walks
` [PATCH v2 04/14] drm/i915/gt: Open-code active timeline walk
` [PATCH v2 07/14] spi: fsi: Open-code message transfer walk
[PATCH 0/7] Enable FEC when using DP Panel Replay
2026-06-09 12:14 UTC (12+ messages)
` [PATCH 1/7] drm/i915/psr: Check FEC support for "
` [PATCH 2/7] drm/i915/psr: Stop using intel_dsc_enabled_on_link to detect crtc DSC status
` [PATCH 3/7] drm/i915/display: Rename compression_enabled_on_link and link_dsc_pipes
` [PATCH 4/7] drm/i915/psr: Split PSR compute config
` [PATCH 5/7] drm/i915/psr: Move DP/eDP Panel Replay compute config to pre "
` [PATCH 6/7] drm/i915/psr: Add PSR specific "
` [PATCH 7/7] drm/i915/psr: Enable FEC if using DP Panel Replay
` ✓ i915.CI.BAT: success for Enable FEC when "
` ✗ i915.CI.Full: failure "
[PATCH v3 0/7] don't allow changes to inactive colorops
2026-06-09 11:51 UTC (8+ messages)
` [PATCH v3 1/7] drm/atomic: only add states of active or transient active colorops
` [PATCH v3 2/7] drm/atomic: reject colorop update from inactive color pipeline
` [PATCH v3 3/7] drm/amd/display: don't check colorop status if its in an inactive pipeline
` [PATCH v3 4/7] drm/amd/display: truly bypass plane colorop 3x4 matrix and hdr mult
` [PATCH v3 5/7] drm/amd/display: make shaper bypass mode cleaner
` [PATCH v3 6/7] drm/amd/display: fix bnld colorop bypass mode
` [PATCH v3 7/7] drm/amd/display: allow individual colorop changes
[CI v3 00/36] For CI only: DC3CO/CMTG validation series
2026-06-09 12:02 UTC (37+ messages)
` [CI v3 01/36] drm/i915/cmtg: Add intel_cmtg_is_allowed() for CMTG
` [CI v3 02/36] drm/i915/cmtg: Set CMTG clock select
` [CI v3 03/36] drm/i915/cmtg: Add CMTG transcoder offset in struct _device_info
` [CI v3 04/36] drm/i915/display: Pass target transcoder to intel_set_transcoder_timings()
` [CI v3 05/36] drm/i915/display: Skip DP_MIN_HBLANK_CTL programming for CMTG transcoders
` [CI v3 06/36] drm/i915/display: Pass transcoder to intel_set_transcoder_timings_lrr()
` [CI v3 07/36] drm/i915/cmtg: Set timings for CMTG by using transcoder timing helpers
` [CI v3 08/36] drm/i915/vrr: Pass transcoder to intel_vrr_set_fixed_rr_timings()
` [CI v3 09/36] drm/i915/cmtg: Program VRR fixed-rate timings for CMTG transcoder
` [CI v3 10/36] drm/i915/cmtg: Program VRR control register "
` [CI v3 11/36] drm/i915/cmtg: Set link M/N "
` [CI v3 12/36] drm/i915/cmtg: Add hook to enable CMTG with sync to port
` [CI v3 13/36] drm/i915/cmtg: Add a hook to make eDP transcoder secondary
` [CI v3 14/36] drm/i915/cmtg: Modify existing hook to disable CMTG
` [CI v3 15/36] drm/i915/cmtg: Add CMTG interrupt handling
` [CI v3 16/36] drm/i915/cmtg: Add CMTG HWGB programming
` [CI v3 17/36] drm/i915/cmtg: Add CMTG scan line programming
` [CI v3 18/36] drm/i915/cmtg: Add trigger to enable/disable cmtg
` [CI v3 19/36] drm/i915/cmtg: Restore CMTG after DC6 exit
` [CI v3 20/36] drm/i915/display: Remove TGL DC3CO support
` [CI v3 21/36] drm/i915/display: Switch DC3CO enable from standalone bit to DC level encoding
` [CI v3 22/36] drm/i915/display: Use FIELD_PREP() for DC state enable bits
` [CI v3 23/36] drm/i915/display: Add DC3CO DC_STATE enable/disable support
` [CI v3 24/36] drm/i915/display: Add HAS_DC3CO() macro
` [CI v3 25/36] drm/i915/display: Add DC3CO support check
` [CI v3 26/36] drm/i915/psr: Add psr2 deep sleep helper API
` [CI v3 27/36] drm/i915/display: Add DC3CO compute and set target state in commit tail
` [CI v3 28/36] drm/i915/display: Store DC3CO eligibility in PSR state
` [CI v3 29/36] drm/i915/display: PSR2: Set idle_frames to 0 for DC3CO
` [CI v3 30/36] drm/i915/display: Enable DC3CO idle protocol in ALPM
` [CI v3 31/36] drm/i915/display: PSR Add delayed work to exit DC3CO
` [CI v3 32/36] drm/i915/display: Add helper to enable DC counter
` [CI v3 33/36] drm/i915/display: Add DC3CO count and residency in dmc debugfs
` [CI v3 34/36] drm/i915/display: Mask RO bits in gen9_write_dc_state()
` [CI v3 35/36] drm/i915/display: Guard CMTG function calls
` [CI v3 36/36] drm/i915/display: Enable DC3CO DC state
[PATCH v9 0/4] drm/atomic: track individual colorop updates
2026-06-09 11:22 UTC (6+ messages)
` [PATCH v9 1/4] drm/colorop: Remove read-only comments from interpolation fields
` [PATCH v9 2/4] drm/colorop: make lut(1/3)d_interpolation props correctly behave as mutable
` [PATCH v9 3/4] drm/atomic: track individual colorop updates
` [PATCH v9 4/4] drm/amd/display: use plane color_mgmt_changed to track colorop changes
` ✗ Fi.CI.BUILD: failure for drm/atomic: track individual colorop updates
[PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations
2026-06-09 11:00 UTC (6+ messages)
` [PATCH v6 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros
` [PATCH v6 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros
` [PATCH v6 3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late()
` [PATCH v6 4/4] drm/i915/display: remove unnecessary PHY_NONE definition
` ✓ i915.CI.BAT: success for drm/i915/display: harden some bit-shifting operations (rev6)
[PATCH] drm/i915/display: Skip generic pipe dpll_hw_state compare on LT PHY
2026-06-09 10:03 UTC (9+ messages)
` ✓ i915.CI.BAT: success for "
` ✗ i915.CI.Full: failure "
[PATCH v5 0/4] drm/i915/display: harden some bit-shifting operations
2026-06-09 9:24 UTC (6+ messages)
` [PATCH v5 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros
` [PATCH v5 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros
` [PATCH v5 3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late()
` [PATCH v5 4/4] drm/i915/display: remove unnecessary PHY_NONE definition
` ✗ i915.CI.BAT: failure for drm/i915/display: harden some bit-shifting operations (rev5)
better shmem writeback interface for drm, was: Re: [PATCH 1/8] shmem: provide a shmem_write_folio wrapper
2026-06-09 8:55 UTC
[PATCH v2 0/2] Extend VRR safe window wait for VRR TG
2026-06-09 8:14 UTC (6+ messages)
` [PATCH v2 1/2] drm/i915/dsb: shift delayed-vblank DSL wait start by one scanline
` [PATCH v2 2/2] drm/i915/dsb: Use safe window path when VRR TG is used
` ✓ i915.CI.BAT: success for Extend VRR safe window wait for VRR TG (rev2)
` ✗ i915.CI.Full: failure "
` ✓ i915.CI.Full: success "
[PATCH 0/2] drm/i915: Handle VSYNC timing changes in the LRR path
2026-06-09 6:35 UTC (6+ messages)
` [PATCH 1/2] drm/i915/display: Handle VSYNC timing in "
` [PATCH 2/2] drm/i915/panel: Preserve Vtotal-Vsync distance while adjusting vtotal
` ✗ i915.CI.BAT: failure for drm/i915: Handle VSYNC timing changes in the LRR path
` ✓ i915.CI.BAT: success "
[PATCH] drm/i915/psr: Force fastset on debugfs write for each connector supporting PSR
2026-06-09 5:47 UTC (2+ messages)
` ✓ i915.CI.BAT: success for "
[PATCH v7 0/8] Vswing / Pre-emphasis Override
2026-06-09 3:48 UTC (11+ messages)
` [PATCH v7 1/8] drm/i915/bios: search for VBT #57 by default
` [PATCH v7 2/8] drm/i915/bios: store VBT #57's metadata in intel_vbt_data
` [PATCH v7 3/8] drm/i915/bios: print VS/PE-O port info
` [PATCH v7 4/8] drm/i915/bios: de/allocate VS/PE-O buffer for each port
` [PATCH v7 5/8] drm/i915: override Snps's VS/PE when requested
` [PATCH v7 6/8] drm/i915: override Combo's "
` [PATCH v7 7/8] drm/i915/bios: remove VS/PE-O warning
` [PATCH v7 8/8] drm/i915: override LT's VS/PE when requested
` ✓ i915.CI.BAT: success for Vswing / Pre-emphasis Override (rev2)
` ✓ i915.CI.Full: "
[PATCH 0/6] drm/i915/intel_panel: Fix seamless VRR mode switching for DRRS panels
2026-06-09 3:03 UTC (3+ messages)
[PATCH v4 0/5] drm/{i915, xe}: Refactor generic_handle_irq_safe() error messages
2026-06-09 2:42 UTC (8+ messages)
` [PATCH v4 1/5] drm/xe/printk: Add xe_warn_once()
` [PATCH v4 2/5] drm/xe/heci: Use xe print functions in xe_heci_gsc.c
` [PATCH v4 3/5] drm/xe/i2c: Use xe print functions in xe_i2c.c
` [PATCH v4 4/5] drm/i915: Refactor generic_handle_irq_safe() error messages
` [PATCH v4 5/5] drm/xe/i2c: Report i2c irq handler issue
` ✓ i915.CI.BAT: success for drm/{i915, xe}: Refactor generic_handle_irq_safe() error messages (rev5)
` ✓ i915.CI.Full: "
[PATCH 00/24] drm/{i915, xe}: display (runtime) suspend/resume/shutdown unification
2026-06-09 1:08 UTC (5+ messages)
` [PATCH 24/24] drm/xe/display: unify runtime suspend/resume with i915 for non-d3cold
[PATCH 0/1] drm-tip: build failure
2026-06-09 0:08 UTC (4+ messages)
` [PATCH 1/1] drm/amdgpu: check individual moved list instead of invalidated
[PATCH] drm/i915/tc: Disable outputs instead of modesetting them on link reset
2026-06-08 22:35 UTC (3+ messages)
[PATCH 0/2] Fix pipe fifo underruns during cdclk/DDB transitions
2026-06-08 21:38 UTC (7+ messages)
` [RFC PATCH 1/2] drm/i915/cdclk: Avoid VCO-change glitches
` [RFC PATCH 2/2] drm/i915/wm: Wait a vblank before shrinking plane DDB
` ✓ i915.CI.BAT: success for Fix pipe fifo underruns during cdclk/DDB transitions
` ✗ i915.CI.Full: failure "
[PATCH][next] drm/i915/display: make read-only array rates static const
2026-06-08 20:36 UTC (3+ messages)
` ✓ i915.CI.BAT: success for "
` ✗ i915.CI.Full: failure "
[PATCH] [RFC] drm/i915/display: Fix PPC-granularity and limit 2nd scaler to 1:1
2026-06-08 20:07 UTC (2+ messages)
` ✗ i915.CI.BAT: failure for "
[PATCH v2] drm/i915/display: Add quirk for interlane align bit on CH7511
2026-06-08 19:31 UTC (3+ messages)
` ✓ i915.CI.BAT: success for drm/i915/display: Add quirk for interlane align bit on CH7511 (rev3)
` ✓ i915.CI.Full: "
[PATCH] drm/i915/gvt: fix refcount leak in intel_vgpu_shadow_mm_pin()
2026-06-08 18:53 UTC (2+ messages)
` ✗ LGCI.VerificationFailed: failure for "
[PATCH] drm/i915/psr: Do not check display or eDP revision for DP
2026-06-08 18:22 UTC (3+ messages)
` ✓ i915.CI.BAT: success for "
` ✗ i915.CI.Full: failure "
[PATCH v2 00/22] drm/dp/i915: drm/i915/dp_link: Refactor DP link recovery logic
2026-06-08 17:02 UTC (25+ messages)
` [PATCH v2 12/22] drm/i915/dp_link_training: Add helper to query allowed autoretrain
` [PATCH v2 13/22] drm/i915/dp_link_training: Add helper to mark link training failure
` [PATCH v2 14/22] drm/i915/dp_link_training: Add helper to reset link recovery state
` [PATCH v2 15/22] drm/i915/dp_link_training: Track link recovery state with an enum
` [PATCH v2 16/22] drm/i915/dp_link_training: Add no-fallback link recovery state
` [PATCH v2 17/22] drm/i915/display: Factor out a helper to modeset a pipe with atomic state
` [PATCH v2 18/22] drm/i915/display: Simplify intel_modeset_commit_pipes_for_atomic_state()
` [PATCH v2 19/22] drm/i915/dp_link_training: Allocate atomic state for autoretrain modeset
` [PATCH v2 20/22] drm/i915/dp_link_training: Disallow autoretrains after failed modeset
` [PATCH v2 21/22] drm/i915/dp_link_training: Fix kernel-doc of intel_dp_init_lttpr_and_dprx_caps()
` [PATCH v2 22/22] drm/i915/dp_link_training: Document DP link recovery logic
` ✓ i915.CI.Full: success for drm/dp/i915: drm/i915/dp_link: Refactor "
[PATCH 0/6] Enable joiner cursor fast updates
2026-06-08 16:30 UTC (9+ messages)
` [PATCH 1/6] drm/i915/cursor: Check joiner cursor commit status
` [PATCH 2/6] drm/i915/cursor: Add helper to update cursor plane
` [PATCH 3/6] drm/i915/cursor: Handle secondary cursor state
` [PATCH 4/6] drm/i915/cursor: Sync joiner "
` [PATCH 5/6] drm/i915/cursor: Program secondary cursor planes
` [PATCH 6/6] drm/i915/cursor: Allow joiner cursor fast path update
` ✓ i915.CI.BAT: success for Enable joiner cursor fast updates (rev3)
` ✗ i915.CI.Full: failure "
✗ Fi.CI.BUILD: failure for series starting with [1/1] drm/amdgpu: check individual moved list instead of invalidated
2026-06-08 16:14 UTC
[PATCH v3 0/5] drm/{i915, xe}: Refactor generic_handle_irq_safe() error messages
2026-06-08 15:20 UTC (5+ messages)
` [PATCH v3 5/5] drm/xe/i2c: Report i2c irq handler issue
[PATCH] drm/i915/psr: Flush on cursor update also when not using Selective Fetch
2026-06-08 14:55 UTC (2+ messages)
` ✗ i915.CI.BAT: failure for "
[PATCH v4 0/8] drm: handle IRQ_HPD events correctly
2026-06-08 8:39 UTC (10+ messages)
` [PATCH v4 3/8] drm/bridge: aux-hpd: let drivers pass IRQ_HPD events
` [PATCH v4 4/8] drm/bridge: pass extra events to the HPD callback
` [PATCH v4 5/8] drm/bridge: pass down IRQ_HPD to the drivers
` [PATCH v4 6/8] drm/msm: dp: handle the IRQ_HPD events reported by USB-C
` [PATCH v4 7/8] soc: qcom: pmic-glink-altmode: pass down HPD_IRQ events
` [PATCH v4 8/8] usb: typec: ucsi: huawei-gaokun: "
` ✓ i915.CI.BAT: success for drm: handle IRQ_HPD events correctly (rev5)
` ✗ i915.CI.Full: failure "
[PATCH 1/3] drm/i915/dsi: Program TRANS_HSYNC register for dual-link command mode
2026-06-08 9:12 UTC
[PATCH 2/3] drm/i915/dsi: Fix hsync readout for dual-link command mode
2026-06-08 9:12 UTC (2+ messages)
` [PATCH 3/3] drm/i915/dsi: Fix TE pin configuration for dual-link DSI
[PATCH 0/2] Extend VRR safe window wait for VRR TG
2026-06-08 9:17 UTC (7+ messages)
` [PATCH 1/2] drm/i915/dsb: wait one scanline before delayed-vblank DSL wait
` [PATCH 2/2] drm/i915/dsb: handle always_use_vrr_tg in pre_commit_is_vrr_active()
[PATCH 0/8] drm/i915/color: cleanup plane pre/post csc lut code
2026-06-08 8:58 UTC (4+ messages)
` [PATCH 7/8] drm/i915/color: deduplicate loops in xelpd_program_plane_pre_csc_lut()
[PATCH 0/6] drm/{i915, xe}/panic: drop dependency on struct intel_framebuffer
2026-06-08 8:23 UTC (13+ messages)
` [PATCH 1/6] drm/i915/panic: split out i915_gem_panic.[ch]
` [PATCH 2/6] drm/i915/panic: squash i915_panic.c into i915_gem_panic.c
` [PATCH 3/6] drm/i915/panic: remove the extra layer from panic hooks
` [PATCH 4/6] drm/{i915,xe}/panic: pass obj to panic setup
` [PATCH 5/6] drm/xe/panic: store fb bo in struct intel_panic
` [PATCH 6/6] drm/{i915, xe}/panic: drop dependency on struct intel_framebuffer
` [PATCH 6/6] drm/{i915,xe}/panic: "
[PATCH v4] drm/i915/display: Mask RO bits in gen9_write_dc_state()
2026-06-08 6:19 UTC (2+ messages)
` ✓ i915.CI.Full: success for drm/i915/display: Mask RO bits in gen9_write_dc_state() (rev4)
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox