From: Andi Shyti <andi.shyti@linux.intel.com>
To: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Cc: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] ✗ Fi.CI.IGT: failure for Introduce multitile support
Date: Fri, 18 Mar 2022 16:26:20 +0200 [thread overview]
Message-ID: <YjSWjIkv6Sto+B+1@intel.intel> (raw)
In-Reply-To: <30e2f6e4-197c-bc7a-bde2-8fe9c95d0511@linux.intel.com>
Hi Matt and Tvrtko,
> On 18/03/2022 13:25, Matthew Auld wrote:
> > On Fri, 18 Mar 2022 at 08:18, Andi Shyti <andi.shyti@linux.intel.com> wrote:
> > >
> > > > • igt@i915_selftest@mock@requests:
> > > >
> > > > □ shard-kbl: PASS -> DMESG-FAIL
> > > >
> > > > □ shard-tglb: PASS -> DMESG-FAIL
> > > >
> > > > □ shard-apl: PASS -> DMESG-FAIL
> > > >
> > > > □ shard-glk: PASS -> DMESG-FAIL
> > > >
> > > > □ shard-skl: PASS -> DMESG-FAIL
> > > >
> > > > □ shard-snb: PASS -> DMESG-FAIL
> > > >
> > > > □ shard-iclb: PASS -> DMESG-FAIL
> > >
> > > I don't see how these failures can be related to the series I
> > > sent.
> > >
> > > Maybe a false positive?
> >
> > AFAICT these look new. Did we forget to do something for the
> > mock_device? Maybe something in patch 3? Nothing is jumping out at
> > me...
it was of course suspicious, but I spent quite a lot of time at
fixing the mock selftests, until I got all greens on trybot. But
then, another refactoring happened...
> Yeah to "sus" :)
>
> [I like so don't recognise much of that patch I am supposed to be author of... I think it moved on a lot since my version. Anyway.. onto the bug.]
>
> Module init (executed in order):
>
> { .init = i915_mock_selftests }, -> this is the part which runs mock selftests
> ...
> { .init = i915_pci_register_driver, -> this is the part which sets up i915->gt[0]
>
> It happens via i915_pci_register_driver -> i915_pci_probe -> i915_driver_probe -> intel_gt_probe_all.
>
> Mock cleanup does:
>
> mock_device_release
>
> + intel_gt_driver_late_release(i915);
>
> ->
>
> + for_each_gt(gt, i915, id) {
> + intel_uc_driver_late_release(>->uc);
> + intel_gt_fini_requests(gt);
> + intel_gt_fini_reset(gt);
> + intel_gt_fini_timelines(gt);
> + intel_engines_free(gt);
> + }
>
> Hence I think for_each_gt does not see i915->gt[0] being set ergo does nothing.
goot point, I'm missing a
i915->gt[0] = gt;
somewhere, that is supposed to happen in the probe_all. Thanks!
> I also don't like the signature changes like:
>
> -void intel_gt_driver_late_release(struct intel_gt *gt)
> +void intel_gt_driver_late_release(struct drm_i915_private *i915)
>
> If it has to live in intel_gt.c, maybe at least use the "_all" suffix more consistently?
yes... not nice indeed. Also Michal complained. I will add the
"_all" suffix. Didn't want to make very long function names at
first.
Andi
next prev parent reply other threads:[~2022-03-18 14:26 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-18 2:10 [Intel-gfx] [PATCH v6 0/7] Introduce multitile support Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 1/7] drm/i915: Rename INTEL_REGION_LMEM with INTEL_REGION_LMEM_0 Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 2/7] drm/i915/gt: add gt_is_root() helper Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 3/7] drm/i915: Prepare for multiple GTs Andi Shyti
2022-03-18 13:04 ` Andrzej Hajda
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 4/7] drm/i915/gt: create per-tile sysfs interface Andi Shyti
2022-03-18 13:19 ` Matthew Auld
2022-03-18 14:01 ` Andi Shyti
2022-03-18 15:00 ` Andrzej Hajda
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 5/7] drm/i915/gt: Create per-tile RC6 " Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 6/7] drm/i915/gt: Create per-tile RPS sysfs interfaces Andi Shyti
2022-03-18 14:54 ` Andrzej Hajda
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 7/7] drm/i915/gt: Adding new sysfs frequency attributes Andi Shyti
2022-03-18 13:09 ` Andrzej Hajda
2022-03-18 3:07 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce multitile support Patchwork
2022-03-18 3:08 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-03-18 3:43 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-03-18 5:45 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-03-18 8:17 ` Andi Shyti
2022-03-18 13:25 ` Matthew Auld
2022-03-18 13:51 ` Tvrtko Ursulin
2022-03-18 14:26 ` Andi Shyti [this message]
-- strict thread matches above, loose matches on Subject: below --
2022-03-18 23:39 [Intel-gfx] [PATCH v7 0/7] " Andi Shyti
2022-03-19 2:06 ` [Intel-gfx] ✗ Fi.CI.IGT: failure for " Patchwork
2022-03-21 10:05 ` Matthew Auld
2022-03-21 16:44 ` Vudum, Lakshminarayana
2022-03-18 22:46 [Intel-gfx] [PATCH v6 0/7] " Andi Shyti
2022-03-19 1:09 ` [Intel-gfx] ✗ Fi.CI.IGT: failure for " Patchwork
2022-01-17 19:32 [Intel-gfx] [PATCH v4 0/2] " Andi Shyti
2022-01-17 21:32 ` [Intel-gfx] ✗ Fi.CI.IGT: failure for " Patchwork
2022-01-17 15:09 [Intel-gfx] [PATCH v3 0/2] " Andi Shyti
2022-01-17 17:57 ` [Intel-gfx] ✗ Fi.CI.IGT: failure for " Patchwork
2022-01-11 12:15 [Intel-gfx] [PATCH 0/2] " Andi Shyti
2022-01-11 21:42 ` [Intel-gfx] ✗ Fi.CI.IGT: failure for " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YjSWjIkv6Sto+B+1@intel.intel \
--to=andi.shyti@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=tvrtko.ursulin@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox