From: Matt Atwood <matthew.s.atwood@intel.com>
To: Haridhar Kalvala <haridhar.kalvala@intel.com>,
<intel-gfx@lists.freedesktop.org>
Cc: intel-gfx@lists.freedesktop.org, matthew.d.roper@intel.com
Subject: Re: [PATCH v1 1/3] drm/i915: Add additional ARL PCI IDs
Date: Thu, 18 Jan 2024 15:01:12 -0800 [thread overview]
Message-ID: <ZamtuL9VMkkTOB19@msatwood-mobl> (raw)
In-Reply-To: <20240108122738.14399-2-haridhar.kalvala@intel.com>
On Mon, Jan 08, 2024 at 05:57:36PM +0530, Haridhar Kalvala wrote:
> From: Matt Roper <matthew.d.roper@intel.com>
>
> Our existing MTL driver handling is also sufficient to handle ARL, so
> these IDs are simply added to the MTL ID list.
>
> Bspec: 55420
> Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Matt Atwood <matthew.s.atwood@intel.com>
> ---
> include/drm/i915_pciids.h | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/include/drm/i915_pciids.h b/include/drm/i915_pciids.h
> index fcf1849aa47c..07779a11758e 100644
> --- a/include/drm/i915_pciids.h
> +++ b/include/drm/i915_pciids.h
> @@ -751,10 +751,13 @@
> /* MTL */
> #define INTEL_MTL_IDS(info) \
> INTEL_VGA_DEVICE(0x7D40, info), \
> + INTEL_VGA_DEVICE(0x7D41, info), \
> INTEL_VGA_DEVICE(0x7D45, info), \
> + INTEL_VGA_DEVICE(0x7D51, info), \
> INTEL_VGA_DEVICE(0x7D55, info), \
> INTEL_VGA_DEVICE(0x7D60, info), \
> INTEL_VGA_DEVICE(0x7D67, info), \
> + INTEL_VGA_DEVICE(0x7DD1, info), \
> INTEL_VGA_DEVICE(0x7DD5, info)
>
> #endif /* _I915_PCIIDS_H */
> --
> 2.25.1
>
next prev parent reply other threads:[~2024-01-18 23:02 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-08 12:27 [PATCH v1 0/3] Extend ARL support Haridhar Kalvala
2024-01-08 12:27 ` [PATCH v1 1/3] drm/i915: Add additional ARL PCI IDs Haridhar Kalvala
2024-01-18 23:01 ` Matt Atwood [this message]
2024-01-08 12:27 ` [PATCH v1 2/3] drm/i915/xelpg: Extend driver code of Xe_LPG to Xe_LPG+ Haridhar Kalvala
2024-01-08 14:49 ` Matt Roper
2024-01-08 12:27 ` [PATCH v1 3/3] drm/i915/xelpg: Extend some workarounds/tuning to gfx version 12.74 Haridhar Kalvala
2024-01-18 23:22 ` Matt Atwood
2024-01-08 13:33 ` ✗ Fi.CI.SPARSE: warning for Extend ARL support Patchwork
2024-01-08 13:47 ` ✓ Fi.CI.BAT: success " Patchwork
2024-01-08 15:37 ` ✗ Fi.CI.IGT: failure " Patchwork
2024-01-18 23:33 ` Matt Roper
2024-01-19 9:44 ` Kalvala, Haridhar
-- strict thread matches above, loose matches on Subject: below --
2023-12-21 14:32 [PATCH v1 0/3] " Haridhar Kalvala
2023-12-21 14:32 ` [PATCH v1 1/3] drm/i915: Add additional ARL PCI IDs Haridhar Kalvala
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZamtuL9VMkkTOB19@msatwood-mobl \
--to=matthew.s.atwood@intel.com \
--cc=haridhar.kalvala@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox