From: "Souza, Jose" <jose.souza@intel.com>
To: "intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>,
"De Marchi, Lucas" <lucas.demarchi@intel.com>
Subject: Re: [Intel-gfx] [PATCH 2/2] drm/i915/dg2: Do not use phy E
Date: Fri, 18 Feb 2022 16:54:34 +0000 [thread overview]
Message-ID: <a98458a0117cd9d5374a138cd826dca24f4ddbe1.camel@intel.com> (raw)
In-Reply-To: <20220218095438.451576-3-lucas.demarchi@intel.com>
On Fri, 2022-02-18 at 01:54 -0800, Lucas De Marchi wrote:
> PORT_TC1 is still not being initialized - that is the port that uses phy
> E. However the intel_phy_is_snps() reports that phy as being present,
> which causes warnings about unclaimed access to the PHY_MISC register.
> Even with some basic wiring up for that port, it still gives the error:
>
> i915 0000:03:00.0: [drm] *ERROR* SNPS PHY E failed to calibrate after 25ms.
>
> So remove it for now.
Reviewed-by: José Roberto de Souza <jose.souza@intel.com>
>
> Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c | 5 +++--
> 1 file changed, 3 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index 59961621fe4a..c3bb2da9e93a 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -2148,9 +2148,10 @@ bool intel_phy_is_snps(struct drm_i915_private *dev_priv, enum phy phy)
> else if (IS_DG2(dev_priv))
> /*
> * All four "combo" ports and the TC1 port (PHY E) use
> - * Synopsis PHYs.
> + * Synopsis PHYs. However the last will only be used when
> + * PORT_TC1 is enabled.
> */
> - return phy <= PHY_E;
> + return phy <= PHY_D;
>
> return false;
> }
next prev parent reply other threads:[~2022-02-18 16:54 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-18 9:54 [Intel-gfx] [PATCH 0/2] drm/i915/dg2: Do not use phy E Lucas De Marchi
2022-02-18 9:54 ` [Intel-gfx] [PATCH 1/2] drm/i915/dg2: Drop 38.4 MHz MPLLB tables Lucas De Marchi
2022-02-18 9:54 ` [Intel-gfx] [PATCH 2/2] drm/i915/dg2: Do not use phy E Lucas De Marchi
2022-02-18 16:54 ` Souza, Jose [this message]
2022-02-18 12:36 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for " Patchwork
2022-02-18 13:05 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-02-19 3:11 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-02-19 4:09 ` [Intel-gfx] [PATCH 0/2] " Lucas De Marchi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a98458a0117cd9d5374a138cd826dca24f4ddbe1.camel@intel.com \
--to=jose.souza@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lucas.demarchi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox