Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com>
To: "Sharma, Swati2" <swati2.sharma@intel.com>,
	<intel-gfx@lists.freedesktop.org>,
	<intel-xe@lists.freedesktop.org>,
	Alexander Kaplan <alexander.kaplan@sms-medipool.de>
Cc: <suraj.kandpal@intel.com>
Subject: Re: [PATCH v2 0/8] DP-HDMI PCON DSC fixes
Date: Mon, 24 Aug 2026 18:32:47 +0530	[thread overview]
Message-ID: <b0182f9d-6419-4c50-9e62-059c1410d5e2@intel.com> (raw)
In-Reply-To: <24f46bcc-5c4e-4a4b-9f91-895adb2ee1e5@intel.com>


On 8/21/2026 5:08 PM, Sharma, Swati2 wrote:
>
> Hi Ankit,
>
> Tested on the NVL platform using the AORUS FO32U2P panel and a BizLink 
> (DP to HDMI2.1) dongle.
> With your patches, I am now able to achieve 3840x2160 @ 240Hz, which 
> was previously being
> rejected with a CLOCK_HIGH error without the patches.
>
> Tested-by: Swati Sharma <swati2.sharma@intel.com>
>
Thanks Swati for testing the series and providing your tested-by!


Alex,

Since we discussed converging our work on these paths a while back [1],

I wanted to check if you've had a chance to test this series on your 
Panther Lake / VMM7100 setup, or if you still intend to do so?

Your validation/coverage on the PCON DSC and FRL paths would be great to 
have before we merge.

Thanks,

Ankit


[1] 
https://lore.kernel.org/intel-gfx/20260703232737.4433-1-alexander.kaplan@sms-medipool.de/


> On 11-08-2026 10:12 am, Ankit Nautiyal wrote:
>> The PCON mode_valid path currently does not fully account for the bandwidth
>> limitations of the PCON <-> HDMI link. The DSC capability between the
>> PCON and the HDMI sink also needs to be taken into account, which currently
>> isn't. Furthermore, the compressed bpp chosen needs to fit the
>> FRL configuration, which is also missing.
>>
>> This series:
>>   - reworks the HDMI DSC helpers so they can be reused across the
>>     mode_valid, compute_config and FRL bandwidth check paths
>>   - fixes the FRL/TMDS downstream bandwidth checks, and allows
>>     PCON DSC modes through the FRL check
>>   - Clamps the programmed DSC bpp to the FRL link bandwidth.
>>
>> Rev2:
>>   - Rebase and address comments from Suraj.
>>   - Drop drm/i915/dp: Use FRL pair check for the DFP dotclock limit as no
>>     longer required.
>>
>> Ankit Nautiyal (8):
>>    drm/i915/hdmi: Split the intel_hdmi_dsc_get_bpp()
>>    drm/i915/dp: Fix FRL BW check for HDMI2.1 DFP
>>    drm/i915/dp: Add a wrapper to check frl/tmds downstream constraints
>>    drm/i915/dp: Use the common downstream bw check in compute_bpc
>>    drm/i915/hdmi: Expose DSC min/max bpp helpers
>>    drm/i915/hdmi: Add helper to check if DSC chunksize fits the sink
>>      limits
>>    drm/i915/dp: Allow PCON DSC modes through FRL bw check
>>    drm/i915/dp: Clamp PCON DSC bpp to the FRL link bandwidth
>>
>>   drivers/gpu/drm/i915/display/intel_dp.c   | 144 ++++++++++++++++++----
>>   drivers/gpu/drm/i915/display/intel_hdmi.c | 124 ++++++++++++++-----
>>   drivers/gpu/drm/i915/display/intel_hdmi.h |   7 +-
>>   3 files changed, 218 insertions(+), 57 deletions(-)
>>

      reply	other threads:[~2026-08-24 13:03 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-11  4:42 [PATCH v2 0/8] DP-HDMI PCON DSC fixes Ankit Nautiyal
2026-08-11  4:42 ` [PATCH v2 1/8] drm/i915/hdmi: Split the intel_hdmi_dsc_get_bpp() Ankit Nautiyal
2026-08-11  6:01   ` Kandpal, Suraj
2026-08-11  4:42 ` [PATCH v2 2/8] drm/i915/dp: Fix FRL BW check for HDMI2.1 DFP Ankit Nautiyal
2026-08-11  6:04   ` Kandpal, Suraj
2026-08-11  4:42 ` [PATCH v2 3/8] drm/i915/dp: Add a wrapper to check frl/tmds downstream constraints Ankit Nautiyal
2026-08-11  6:06   ` Kandpal, Suraj
2026-08-11  4:42 ` [PATCH v2 4/8] drm/i915/dp: Use the common downstream bw check in compute_bpc Ankit Nautiyal
2026-08-11  4:42 ` [PATCH v2 5/8] drm/i915/hdmi: Expose DSC min/max bpp helpers Ankit Nautiyal
2026-08-11  4:42 ` [PATCH v2 6/8] drm/i915/hdmi: Add helper to check if DSC chunksize fits the sink limits Ankit Nautiyal
2026-08-11  4:42 ` [PATCH v2 7/8] drm/i915/dp: Allow PCON DSC modes through FRL bw check Ankit Nautiyal
2026-08-11  6:11   ` Kandpal, Suraj
2026-08-11  4:42 ` [PATCH v2 8/8] drm/i915/dp: Clamp PCON DSC bpp to the FRL link bandwidth Ankit Nautiyal
2026-08-11  6:14   ` Kandpal, Suraj
2026-08-11  5:53 ` ✓ i915.CI.BAT: success for DP-HDMI PCON DSC fixes (rev2) Patchwork
2026-08-11  9:26 ` ✓ i915.CI.Full: " Patchwork
2026-08-21 11:38 ` [PATCH v2 0/8] DP-HDMI PCON DSC fixes Sharma, Swati2
2026-08-24 13:02   ` Nautiyal, Ankit K [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=b0182f9d-6419-4c50-9e62-059c1410d5e2@intel.com \
    --to=ankit.k.nautiyal@intel.com \
    --cc=alexander.kaplan@sms-medipool.de \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=suraj.kandpal@intel.com \
    --cc=swati2.sharma@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox