public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: "Bhadane, Dnyaneshwar" <dnyaneshwar.bhadane@intel.com>
To: Gustavo Sousa <gustavo.sousa@intel.com>,
	<intel-xe@lists.freedesktop.org>,
	 <intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH v2 15/15] drm/xe/nvlp: Bump maximum WOPCM size
Date: Fri, 6 Feb 2026 14:09:15 +0530	[thread overview]
Message-ID: <c69715ae-d8fd-429a-b157-8c6bfca03751@intel.com> (raw)
In-Reply-To: <20260205-nvl-p-upstreaming-v2-15-9ec14f00cc6c@intel.com>



On 06-Feb-26 5:09 AM, Gustavo Sousa wrote:
> On NVL-P, the primary GT's WOPCM gained an extra 8MiB for the Memory
> URB.  As such, we need to bump the maximum size in the driver so that
> the driver is able to load without erroring out thinking that the WOPCM
> is too small.
> 
> FIXME: The wopcm code in xe driver is a bit confusing.  For the case
> where the offsets for GUC WOPCM are already locked, it appears we are
> using the maximum overall WOPCM size instead of the sizes relative to
> each type of GT.  The function __check_layout() should be checking
> against the latter.
> 
> Bspec: 67090
> Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>
LGTM,
Reviewed-by: Dnyaneshwar Bhadane <dnyaneshwar.bhadane@intel.com>
> ---
>   drivers/gpu/drm/xe/xe_wopcm.c | 15 ++++++++++++---
>   1 file changed, 12 insertions(+), 3 deletions(-)
> 
> diff --git a/drivers/gpu/drm/xe/xe_wopcm.c b/drivers/gpu/drm/xe/xe_wopcm.c
> index dde4f4967ca3..900daf1d1b1b 100644
> --- a/drivers/gpu/drm/xe/xe_wopcm.c
> +++ b/drivers/gpu/drm/xe/xe_wopcm.c
> @@ -55,8 +55,6 @@
>   #define MTL_WOPCM_SIZE			SZ_4M
>   #define WOPCM_SIZE			SZ_2M
>   
> -#define MAX_WOPCM_SIZE			SZ_8M
> -
>   /* 16KB WOPCM (RSVD WOPCM) is reserved from HuC firmware top. */
>   #define WOPCM_RESERVED_SIZE		SZ_16K
>   
> @@ -186,6 +184,14 @@ u32 xe_wopcm_size(struct xe_device *xe)
>   		WOPCM_SIZE;
>   }
>   
> +static u32 max_wopcm_size(struct xe_device *xe)
> +{
> +	if (xe->info.platform == XE_NOVALAKE_P)
> +		return SZ_16M;
> +	else
> +		return SZ_8M;
> +}
> +
>   /**
>    * xe_wopcm_init() - Initialize the WOPCM structure.
>    * @wopcm: pointer to xe_wopcm.
> @@ -227,8 +233,11 @@ int xe_wopcm_init(struct xe_wopcm *wopcm)
>   		 * When the GuC wopcm base and size are preprogrammed by
>   		 * BIOS/IFWI, check against the max allowed wopcm size to
>   		 * validate if the programmed values align to the wopcm layout.
> +		 *
> +		 * FIXME: This is giving the maximum overall WOPCM size and not
> +		 * the size relative to each GT.
>   		 */
> -		wopcm->size = MAX_WOPCM_SIZE;
> +		wopcm->size = max_wopcm_size(xe);
>   
>   		goto check;
>   	}
> 


  reply	other threads:[~2026-02-06  8:39 UTC|newest]

Thread overview: 21+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-02-05 23:39 [PATCH v2 00/15] Basic enabling patches for Xe3p_LPG and NVL-P Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 01/15] drm/xe/xe3p_lpg: Add support for graphics IP 35.10 Gustavo Sousa
2026-02-06 15:26   ` Matt Roper
2026-02-05 23:39 ` [PATCH v2 02/15] drm/xe/xe3p_lpg: Add initial workarounds for graphics version 35.10 Gustavo Sousa
2026-02-06 15:25   ` Matt Roper
2026-02-05 23:39 ` [PATCH v2 03/15] drm/xe/pat: Differentiate between primary and media for PTA Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 04/15] drm/xe/xe3p_lpg: Add new PAT table Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 05/15] drm/xe/xe3p_lpg: Add MCR steering Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 06/15] drm/xe/xe3p_lpg: Add LRC parsing for additional RCS engine state Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 07/15] drm/xe/xe3p_lpg: Disable reporting of context switch status to GHWSP Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 08/15] drm/xe/xe3p_lpg: Drop unnecessary tuning settings Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 09/15] drm/xe/xe3p_lpg: Extend 'group ID' mask size Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 10/15] drm/xe/xe3p_lpg: Update LRC sizes Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 11/15] drm/xe/xe3p_lpg: Set STLB bank hash mode to 4KB Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 12/15] drm/xe/nvlp: Add NVL-P platform definition Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 13/15] drm/xe/nvlp: Attach MOCS table for nvlp Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 14/15] drm/i915/nvlp: Hook up display support Gustavo Sousa
2026-02-05 23:39 ` [PATCH v2 15/15] drm/xe/nvlp: Bump maximum WOPCM size Gustavo Sousa
2026-02-06  8:39   ` Bhadane, Dnyaneshwar [this message]
2026-02-06  0:57 ` ✓ i915.CI.BAT: success for Basic enabling patches for Xe3p_LPG and NVL-P (rev2) Patchwork
2026-02-06 22:08 ` ✓ i915.CI.Full: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c69715ae-d8fd-429a-b157-8c6bfca03751@intel.com \
    --to=dnyaneshwar.bhadane@intel.com \
    --cc=gustavo.sousa@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox