Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Chris Wilson <chris@chris-wilson.co.uk>
To: Daniel Vetter <daniel@ffwll.ch>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH 2/2] drm/i915: Remove fence pipelining infrastructure
Date: Fri, 23 Mar 2012 20:02:05 +0000	[thread overview]
Message-ID: <d08817$3ksija@azsmga001.ch.intel.com> (raw)
In-Reply-To: <20120323191837.GH4087@phenom.ffwll.local>

On Fri, 23 Mar 2012 20:18:37 +0100, Daniel Vetter <daniel@ffwll.ch> wrote:
> On Thu, Mar 22, 2012 at 03:10:01PM +0000, Chris Wilson wrote:
> > I have failed to find a way to make this work without random GPU deaths,
> > so remove the ability to pipeline a fence update using the GPU. In the
> > process, we can refactor the code to improve the error handling and
> > avoid unnecessary modifications to our VMA if we do not need to update
> > the fence register.
> > 
> > Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
> 
> Mea culpa, but I agree that it's better to reap this instead of letting it
> languish even longer as some dead code. For the patch itself, this does
> way too much. Imo the gem_write_fence rework and the reaping of the
> pipelining logic should be separate patches (maybe even more) - I don't
> quite see through this patch and follow where things move to.

I got bored of rewriting the same 200 lines with the incremental churn.
Every patch only made sense as "preparing to rip out pipelining".

> Maybe also add some more comments about the lifetime rules wrt obj->ring
> obj->last_rendering_seqno and obj->last_fenced_seqno.
> 
> Also, if you have any ideas for crazy i-g-t tests, I think we should use
> this opportunity to fill some of the gapping wholes wrt fencing we have in
> our testuite.

The obvious failure conditions all seem to revolve around racing with
pending GPU writes, those should be hit by gem_stress. The less
obvious ones where the GPU dies and everything in the error state looks
consistent and coherent, I haven't a clue. I was up to a couple of hours
between failure and still do not why it failed. With pipelining
disabled, that failure mode vanishes. 

> And to pardon dense me: What does VMA mean in this context?

Exactly what you think, virtual memory area. It is a hint that with
certain access patterns, you can see a significant performance
improvement with this patch, can you spot why? ;-) (Though I don't think
mesa would see any benefit.)
-Chris

-- 
Chris Wilson, Intel Open Source Technology Centre

  reply	other threads:[~2012-03-23 20:02 UTC|newest]

Thread overview: 7+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-03-22 15:10 [PATCH 1/2] drm/i915: Reorganise rules for get_fence/put_fence Chris Wilson
2012-03-22 15:10 ` [PATCH 2/2] drm/i915: Remove fence pipelining infrastructure Chris Wilson
2012-03-23 19:18   ` Daniel Vetter
2012-03-23 20:02     ` Chris Wilson [this message]
2012-03-23 20:13       ` Chris Wilson
2012-03-23 19:08 ` [PATCH 1/2] drm/i915: Reorganise rules for get_fence/put_fence Daniel Vetter
2012-04-10 10:02 ` Daniel Vetter

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='d08817$3ksija@azsmga001.ch.intel.com' \
    --to=chris@chris-wilson.co.uk \
    --cc=daniel@ffwll.ch \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox