From: "Kulkarni, Vandita" <vandita.kulkarni@intel.com>
To: "Deak, Imre" <imre.deak@intel.com>
Cc: "intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>,
"Nikula, Jani" <jani.nikula@intel.com>,
"Roper, Matthew D" <matthew.d.roper@intel.com>,
"ville.syrjala@linux.intel.com" <ville.syrjala@linux.intel.com>
Subject: Re: [Intel-gfx] [V2 3/4] drm/i915/dsi/xelpd: Disable DC states in Video mode
Date: Thu, 28 Oct 2021 13:53:22 +0000 [thread overview]
Message-ID: <def6b5da53104ee595a3d624cf1c6fd7@intel.com> (raw)
In-Reply-To: <20211022202305.GA1980572@ideak-desk.fi.intel.com>
> -----Original Message-----
> From: Deak, Imre <imre.deak@intel.com>
> Sent: Saturday, October 23, 2021 1:53 AM
> To: Kulkarni, Vandita <vandita.kulkarni@intel.com>
> Cc: intel-gfx@lists.freedesktop.org; Nikula, Jani <jani.nikula@intel.com>;
> Roper, Matthew D <matthew.d.roper@intel.com>;
> ville.syrjala@linux.intel.com
> Subject: Re: [V2 3/4] drm/i915/dsi/xelpd: Disable DC states in Video mode
>
> On Tue, Oct 19, 2021 at 08:44:34PM +0530, Vandita Kulkarni wrote:
> > MIPI DSI transcoder cannot be in video mode to support any of the
> > display C states.
> >
> > Bspec: 49195 (For DC*co DSI transcoders cannot be in video mode)
> > Bspec: 49193 (Hardware does not support DC5 or DC6 with MIPI DSI
> > enabled)
> > Bspec: 49188 (desc of DSI_DCSTATE_CTL talks about cmd mode PM control
>
> So none of the DC states (except DC6v which the driver doesn't support) are
> supported in DSI video mode and DC3co is supported in command mode.
> The selection between video vs. command mode happens using a VBT flag
> and I can't see anything that would prevent using command mode on XELPD.
> If the support for it is missing, should it be disabled explicitly or at least a
> notice printed that DC states are not yet supported?
Since we haven't enabled and tried dsi cmd mode on xelpd and in DC3co DMC
Would monitor the idleness of the transcoder, until that is enabled, we can disable
Cmd mode for now.
Will send out a patch to disable cmd mode on xelpd, as it would by default depend on
Vbt like you have mentioned above.
Thanks,
Vandita
>
> > v2: Align to the power domain ordering (Jani)
> > Add bspec references (Imre)
> >
> > Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> > ---
> > drivers/gpu/drm/i915/display/intel_display_power.c | 1 +
> > 1 file changed, 1 insertion(+)
> >
> > diff --git a/drivers/gpu/drm/i915/display/intel_display_power.c
> > b/drivers/gpu/drm/i915/display/intel_display_power.c
> > index d88da0d0f05a..b989ddd3d023 100644
> > --- a/drivers/gpu/drm/i915/display/intel_display_power.c
> > +++ b/drivers/gpu/drm/i915/display/intel_display_power.c
> > @@ -3106,6 +3106,7 @@ intel_display_power_put_mask_in_set(struct
> drm_i915_private *i915,
> > BIT_ULL(POWER_DOMAIN_MODESET) | \
> > BIT_ULL(POWER_DOMAIN_AUX_A) | \
> > BIT_ULL(POWER_DOMAIN_AUX_B) | \
> > + BIT_ULL(POWER_DOMAIN_PORT_DSI) | \
> > BIT_ULL(POWER_DOMAIN_INIT))
> >
> > #define XELPD_AUX_IO_D_XELPD_POWER_DOMAINS
> BIT_ULL(POWER_DOMAIN_AUX_D_XELPD)
> > --
> > 2.32.0
> >
next prev parent reply other threads:[~2021-10-28 13:53 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-19 15:14 [Intel-gfx] [V2 0/4] Enable MIPI DSI video mode on ADLP Vandita Kulkarni
2021-10-19 15:14 ` [Intel-gfx] [V2 1/4] drm/i915/dsi/xelpd: Fix the bit mask for wakeup GB Vandita Kulkarni
2021-10-19 15:40 ` Jani Nikula
2021-10-19 15:14 ` [Intel-gfx] [V2 2/4] drm/i915/dsi/xelpd: Add DSI transcoder support Vandita Kulkarni
2021-10-19 15:41 ` Jani Nikula
2021-10-19 15:14 ` [Intel-gfx] [V2 3/4] drm/i915/dsi/xelpd: Disable DC states in Video mode Vandita Kulkarni
2021-10-22 20:23 ` Imre Deak
2021-10-28 13:53 ` Kulkarni, Vandita [this message]
2021-10-28 15:05 ` Imre Deak
2021-10-19 15:14 ` [Intel-gfx] [V2 4/4] drm/i915/dsi: Ungate clock before enabling the phy Vandita Kulkarni
2021-10-28 11:43 ` Jani Nikula
2021-10-28 12:58 ` Kulkarni, Vandita
2021-10-28 14:35 ` Jani Nikula
2021-10-28 14:46 ` Kulkarni, Vandita
2021-11-01 12:06 ` Jani Nikula
2021-11-02 6:14 ` Kulkarni, Vandita
2021-11-02 9:42 ` Jani Nikula
2021-11-02 11:42 ` Kulkarni, Vandita
2021-11-09 12:14 ` Kulkarni, Vandita
2021-10-19 18:36 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Enable MIPI DSI video mode on ADLP (rev2) Patchwork
2021-10-19 19:04 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-10-19 23:38 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2021-10-28 11:33 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Enable MIPI DSI video mode on ADLP (rev3) Patchwork
2021-10-28 12:03 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-10-28 16:36 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=def6b5da53104ee595a3d624cf1c6fd7@intel.com \
--to=vandita.kulkarni@intel.com \
--cc=imre.deak@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=matthew.d.roper@intel.com \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox