Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
	<intel-gfx@lists.freedesktop.org>
Cc: <intel-xe@lists.freedesktop.org>
Subject: Re: [PATCH v2 3/8] drm/i915/vrr: Account for TRANS_PUSH delay
Date: Tue, 11 Feb 2025 14:33:33 +0530	[thread overview]
Message-ID: <ff9f56b9-7b8d-4cc7-ac49-86636e77d51a@intel.com> (raw)
In-Reply-To: <20250207223159.14132-4-ville.syrjala@linux.intel.com>


On 2/8/2025 4:01 AM, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> When we send a push during vblank the TRANS_PUSH write happens
> at some point during a scanline, and the hardware picks it up
> on the next scanline. Thus there is up to one extra scanline
> of delay between the TRANS_PUSH write and the delayed vblank
> triggering. Account for that during intel_dsb_wait_vblank_delay()
> so that we are guaranteed to be past the delayed vblank before
> we trigger the completion interrupt for the commit.
>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>

Reviewed-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>


> ---
>   drivers/gpu/drm/i915/display/intel_dsb.c | 8 +++++++-
>   1 file changed, 7 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dsb.c b/drivers/gpu/drm/i915/display/intel_dsb.c
> index f8bd6fad0c87..01e3bd385cac 100644
> --- a/drivers/gpu/drm/i915/display/intel_dsb.c
> +++ b/drivers/gpu/drm/i915/display/intel_dsb.c
> @@ -116,7 +116,13 @@ static int dsb_vblank_delay(struct intel_atomic_state *state,
>   		intel_pre_commit_crtc_state(state, crtc);
>   
>   	if (pre_commit_is_vrr_active(state, crtc))
> -		return intel_vrr_vblank_delay(crtc_state);
> +		/*
> +		 * When the push is sent during vblank it will trigger
> +		 * on the next scanline, hence we have up to one extra
> +		 * scanline until the delayed vblank occurs after
> +		 * TRANS_PUSH has been written.
> +		 */
> +		return intel_vrr_vblank_delay(crtc_state) + 1;
>   	else
>   		return intel_mode_vblank_delay(&crtc_state->hw.adjusted_mode);
>   }

  reply	other threads:[~2025-02-11  9:04 UTC|newest]

Thread overview: 33+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-02-07 22:31 [PATCH v2 0/8] drm/i915/vrr: Fix DSB+VRR usage for PTL+ Ville Syrjala
2025-02-07 22:31 ` [PATCH v2 1/8] drm/i915/dsb: Move the +1 usec adjustment into dsb_wait_usec() Ville Syrjala
2025-02-11  8:58   ` Nautiyal, Ankit K
2025-02-07 22:31 ` [PATCH v2 2/8] drm/i915/vrr: Don't send push for legacy cursor updates Ville Syrjala
2025-02-11  9:01   ` Nautiyal, Ankit K
2025-02-07 22:31 ` [PATCH v2 3/8] drm/i915/vrr: Account for TRANS_PUSH delay Ville Syrjala
2025-02-11  9:03   ` Nautiyal, Ankit K [this message]
2025-02-07 22:31 ` [PATCH v2 4/8] drm/i915/dsb: Compute use_dsb earlier Ville Syrjala
2025-02-11  9:39   ` Nautiyal, Ankit K
2025-02-07 22:31 ` [PATCH v2 5/8] drm/i915/dsb: Introduce intel_dsb_poll() Ville Syrjala
2025-02-07 22:31 ` [PATCH v2 6/8] drm/i915/vrr: Reorder the DSB "wait for safe window" vs. TRANS_PUSH Ville Syrjala
2025-02-07 22:31 ` [PATCH v2 7/8] drm/i915/vrr: Check that the push send bit is clear after delayed vblank Ville Syrjala
2025-02-10 16:07   ` [PATCH v3 " Ville Syrjala
2025-02-11  7:08     ` Nautiyal, Ankit K
2025-02-11 17:38       ` Ville Syrjälä
2025-02-12 13:09         ` Nautiyal, Ankit K
2025-02-12 13:23           ` Nautiyal, Ankit K
2025-02-12 16:45           ` Ville Syrjälä
2025-02-07 22:31 ` [PATCH v2 8/8] drm/i915/dsb: Decode DSB error interrupts Ville Syrjala
2025-02-11  8:54   ` Nautiyal, Ankit K
2025-02-07 23:47 ` ✗ Fi.CI.SPARSE: warning for drm/i915/vrr: Fix DSB+VRR usage for PTL+ (rev3) Patchwork
2025-02-08  3:35 ` ✓ i915.CI.BAT: success " Patchwork
2025-02-08 18:46 ` ✗ i915.CI.Full: failure " Patchwork
2025-02-10 19:00 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915/vrr: Fix DSB+VRR usage for PTL+ (rev4) Patchwork
2025-02-10 19:00 ` ✗ Fi.CI.SPARSE: " Patchwork
2025-02-10 21:10 ` ✗ i915.CI.BAT: failure " Patchwork
2025-02-12  1:41 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915/vrr: Fix DSB+VRR usage for PTL+ (rev5) Patchwork
2025-02-12  1:41 ` ✗ Fi.CI.SPARSE: " Patchwork
2025-02-12  2:08 ` ✗ i915.CI.BAT: failure " Patchwork
2025-02-12  8:19   ` Saarinen, Jani
2025-02-12  9:13     ` Ravali, JupallyX
2025-02-12  9:02 ` ✓ i915.CI.BAT: success " Patchwork
2025-02-12 11:54 ` ✗ i915.CI.Full: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ff9f56b9-7b8d-4cc7-ac49-86636e77d51a@intel.com \
    --to=ankit.k.nautiyal@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox