From: Jacob Keller <jacob.e.keller@intel.com>
To: Karol Kolacinski <karol.kolacinski@intel.com>,
<intel-wired-lan@lists.osuosl.org>
Cc: <netdev@vger.kernel.org>,
Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>,
<anthony.l.nguyen@intel.com>, <przemyslaw.kitszel@intel.com>
Subject: Re: [Intel-wired-lan] [PATCH v2 iwl-net 1/4] ice: Fix E825 initialization
Date: Wed, 16 Oct 2024 16:24:30 -0700 [thread overview]
Message-ID: <4eec05b3-6c95-4b4a-803e-9dd24be21ab0@intel.com> (raw)
In-Reply-To: <20241010142254.2047150-2-karol.kolacinski@intel.com>
On 10/10/2024 7:21 AM, Karol Kolacinski wrote:
> @@ -2686,16 +2687,9 @@ static void ice_ptp_init_phy_e825c(struct ice_hw *hw)
> ptp->num_lports = params->num_phys * ptp->ports_per_phy;
>
> ice_sb_access_ena_eth56g(hw, true);
> - for (phy = 0; phy < params->num_phys; phy++) {
> - u32 phy_rev;
> - int err;
> -
> - err = ice_read_phy_eth56g(hw, phy, PHY_REG_REVISION, &phy_rev);
> - if (err || phy_rev != PHY_REVISION_ETH56G) {
> - ptp->phy_model = ICE_PHY_UNSUP;
> - return;
> - }
> - }
> + err = ice_read_phy_eth56g(hw, hw->pf_id, PHY_REG_REVISION, &phy_rev);
> + if (err || phy_rev != PHY_REVISION_ETH56G)
> + ptp->phy_model = ICE_PHY_UNSUP;
>
Shouldn't this return like it did above?
> ptp->is_2x50g_muxed_topo = ice_is_muxed_topo(hw);
> }
> diff --git a/drivers/net/ethernet/intel/ice/ice_ptp_hw.h b/drivers/net/ethernet/intel/ice/ice_ptp_hw.h
> index 0852a34ade91..35141198f261 100644
> --- a/drivers/net/ethernet/intel/ice/ice_ptp_hw.h
> +++ b/drivers/net/ethernet/intel/ice/ice_ptp_hw.h
> @@ -326,7 +326,8 @@ extern const struct ice_vernier_info_e82x e822_vernier[NUM_ICE_PTP_LNK_SPD];
> */
> #define ICE_E810_PLL_FREQ 812500000
> #define ICE_PTP_NOMINAL_INCVAL_E810 0x13b13b13bULL
> -#define E810_OUT_PROP_DELAY_NS 1
> +#define ICE_E810_OUT_PROP_DELAY_NS 1
> +#define ICE_E825_SYNC_DELAY 6
>
Why is this hunk in this patch?
next prev parent reply other threads:[~2024-10-16 23:24 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-10 14:21 [Intel-wired-lan] [PATCH v2 iwl-net 0/4] Fix E825 initialization Karol Kolacinski
2024-10-10 14:21 ` [Intel-wired-lan] [PATCH v2 iwl-net 1/4] ice: " Karol Kolacinski
2024-10-16 23:24 ` Jacob Keller [this message]
2024-10-26 17:16 ` Nitka, Grzegorz
2024-10-10 14:21 ` [Intel-wired-lan] [PATCH v2 iwl-net 2/4] ice: Fix quad registers read on E825 Karol Kolacinski
2024-10-28 9:15 ` Nitka, Grzegorz
2024-10-10 14:21 ` [Intel-wired-lan] [PATCH v2 iwl-net 3/4] ice: Fix ETH56G FC-FEC Rx offset value Karol Kolacinski
2024-10-10 14:21 ` [Intel-wired-lan] [PATCH v2 iwl-net 4/4] ice: Add correct PHY lane assignment Karol Kolacinski
2024-10-16 23:29 ` Jacob Keller
2024-10-26 17:29 ` Nitka, Grzegorz
2024-10-16 23:27 ` [Intel-wired-lan] [PATCH v2 iwl-net 0/4] Fix E825 initialization Jacob Keller
2024-10-28 19:42 ` Nitka, Grzegorz
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4eec05b3-6c95-4b4a-803e-9dd24be21ab0@intel.com \
--to=jacob.e.keller@intel.com \
--cc=anthony.l.nguyen@intel.com \
--cc=arkadiusz.kubalewski@intel.com \
--cc=intel-wired-lan@lists.osuosl.org \
--cc=karol.kolacinski@intel.com \
--cc=netdev@vger.kernel.org \
--cc=przemyslaw.kitszel@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox