Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>
To: intel-xe@lists.freedesktop.org
Subject: [Intel-xe] [PATCH v4 8/9] drm/xe/xe2: Modify xe_bo_test for system memory
Date: Wed,  6 Dec 2023 10:01:25 +0530	[thread overview]
Message-ID: <20231206043126.984049-9-himal.prasad.ghimiray@intel.com> (raw)
In-Reply-To: <20231206043126.984049-1-himal.prasad.ghimiray@intel.com>

Modify test to valid ccs clear and copy during evict/restore on
igfx.

Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Signed-off-by: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>
---
 drivers/gpu/drm/xe/tests/xe_bo.c | 23 ++++++++++++++++-------
 1 file changed, 16 insertions(+), 7 deletions(-)

diff --git a/drivers/gpu/drm/xe/tests/xe_bo.c b/drivers/gpu/drm/xe/tests/xe_bo.c
index 549ab343de80..5e4e19a246dc 100644
--- a/drivers/gpu/drm/xe/tests/xe_bo.c
+++ b/drivers/gpu/drm/xe/tests/xe_bo.c
@@ -112,16 +112,21 @@ static void ccs_test_run_gt(struct xe_device *xe, struct xe_gt *gt,
 			    struct kunit *test)
 {
 	struct xe_bo *bo;
-	u32 vram_bit;
+	u32 mem_bit;
 	int ret;
 
 	/* TODO: Sanity check */
-	vram_bit = XE_BO_CREATE_VRAM0_BIT << gt_to_tile(gt)->id;
-	kunit_info(test, "Testing gt id %u vram id %u\n", gt->info.id,
-		   gt_to_tile(gt)->id);
 
-	bo = xe_bo_create_locked(xe, NULL, NULL, SZ_1M, ttm_bo_type_device,
-				 vram_bit);
+	mem_bit = IS_DGFX(xe) ? XE_BO_CREATE_VRAM0_BIT << gt_to_tile(gt)->id :
+				XE_BO_CREATE_SYSTEM_BIT;
+
+	if (IS_DGFX(xe))
+		kunit_info(test, "Testing gt id %u vram id %u\n", gt->info.id, gt_to_tile(gt)->id);
+	else
+		kunit_info(test, "Testing system memory\n");
+
+	bo = xe_bo_create_user(xe, NULL, NULL, SZ_1M, DRM_XE_GEM_CPU_CACHING_WC,
+			       ttm_bo_type_device, mem_bit);
 	if (IS_ERR(bo)) {
 		KUNIT_FAIL(test, "Failed to create bo.\n");
 		return;
@@ -160,8 +165,12 @@ static int ccs_test_run_device(struct xe_device *xe)
 
 	xe_device_mem_access_get(xe);
 
-	for_each_gt(gt, xe, id)
+	for_each_gt(gt, xe, id) {
+		/* For igfx run only for primary gt */
+		if (!IS_DGFX(xe) && id > 0)
+			continue;
 		ccs_test_run_gt(xe, gt, test);
+	}
 
 	xe_device_mem_access_put(xe);
 
-- 
2.25.1


  parent reply	other threads:[~2023-12-06  4:23 UTC|newest]

Thread overview: 32+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-12-06  4:31 [Intel-xe] [PATCH v4 0/9] Enable compression handling on LNL Himal Prasad Ghimiray
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 1/9] drm/xe/xe2: Determine bios enablement for flat ccs on igfx Himal Prasad Ghimiray
2023-12-06 22:14   ` Matt Roper
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 2/9] drm/xe/xe2: Allocate extra pages for ccs during bo create Himal Prasad Ghimiray
2023-12-06 22:27   ` Matt Roper
2023-12-08  3:59     ` Ghimiray, Himal Prasad
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 3/9] drm/xe/xe2: Updates on XY_CTRL_SURF_COPY_BLT Himal Prasad Ghimiray
2023-12-06 23:22   ` Matt Roper
2023-12-08  4:01     ` Ghimiray, Himal Prasad
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 4/9] drm/xe/xe_migrate: Use NULL 1G PTE mapped at 255GiB VA for ccs clear Himal Prasad Ghimiray
2023-12-06 23:37   ` Matt Roper
2023-12-08  4:10     ` Ghimiray, Himal Prasad
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 5/9] drm/xe/xe2: Update chunk size for each iteration of ccs copy Himal Prasad Ghimiray
2023-12-07  0:01   ` Matt Roper
2023-12-08  4:22     ` Ghimiray, Himal Prasad
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 6/9] drm/xe/xe2: Update emit_pte to use compression enabled PAT index Himal Prasad Ghimiray
2023-12-07  0:14   ` Matt Roper
2023-12-08  5:01     ` Ghimiray, Himal Prasad
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 7/9] drm/xe/xe2: Handle flat ccs move for igfx Himal Prasad Ghimiray
2023-12-07  0:17   ` Matt Roper
2023-12-08  4:32     ` Ghimiray, Himal Prasad
2023-12-06  4:31 ` Himal Prasad Ghimiray [this message]
2023-12-07  0:23   ` [Intel-xe] [PATCH v4 8/9] drm/xe/xe2: Modify xe_bo_test for system memory Matt Roper
2023-12-08  4:35     ` Ghimiray, Himal Prasad
2023-12-06  4:31 ` [Intel-xe] [PATCH v4 9/9] drm/xe/xe2: Support flat ccs Himal Prasad Ghimiray
2023-12-06  8:23 ` [Intel-xe] ✓ CI.Patch_applied: success for Enable compression handling on LNL. (rev5) Patchwork
2023-12-06  8:23 ` [Intel-xe] ✓ CI.checkpatch: " Patchwork
2023-12-06  8:24 ` [Intel-xe] ✓ CI.KUnit: " Patchwork
2023-12-06  8:32 ` [Intel-xe] ✓ CI.Build: " Patchwork
2023-12-06  8:32 ` [Intel-xe] ✓ CI.Hooks: " Patchwork
2023-12-06  8:33 ` [Intel-xe] ✓ CI.checksparse: " Patchwork
2023-12-06  9:07 ` [Intel-xe] ✗ CI.BAT: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20231206043126.984049-9-himal.prasad.ghimiray@intel.com \
    --to=himal.prasad.ghimiray@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox