* [PATCH] drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
@ 2026-02-25 20:20 Matthew Brost
2026-02-25 20:26 ` ✗ CI.checkpatch: warning for " Patchwork
` (2 more replies)
0 siblings, 3 replies; 4+ messages in thread
From: Matthew Brost @ 2026-02-25 20:20 UTC (permalink / raw)
To: intel-xe
Cc: stuart.summers, arvind.yadav, himal.prasad.ghimiray,
thomas.hellstrom, francois.dugast
Wire up a new GAM port MMIO mailbox and a GAM-backed TLB
invalidation/page fault ack path, selectable via the module_param_unsafe
gam_tlb_inval_mode. GAM TLB invalidations can be disabled or issued
immediately.
This is intended for profiling/experimentation to compare GuC-mediated
TLB invalidations and page fault responses against the direct GAM port
path and measure the latency/throughput differences. Enabling this is
unsafe (bypasses the normal firmware-mediated flow) and is therefore
disabled by default and incompatible with SR-IOV / ctx TLB inval
configurations.
Bspec: 59311
Assisted-by: Chat-GPT # Documentation
Signed-off-by: Matthew Brost <matthew.brost@intel.com>
---
drivers/gpu/drm/xe/Makefile | 2 +
drivers/gpu/drm/xe/xe_defaults.h | 1 +
drivers/gpu/drm/xe/xe_device.c | 16 +-
drivers/gpu/drm/xe/xe_device_types.h | 3 +
drivers/gpu/drm/xe/xe_gam_port.c | 308 ++++++++++++++++++++
drivers/gpu/drm/xe/xe_gam_port.h | 33 +++
drivers/gpu/drm/xe/xe_gam_port_types.h | 21 ++
drivers/gpu/drm/xe/xe_gam_tlb_inval.c | 175 +++++++++++
drivers/gpu/drm/xe/xe_gam_tlb_inval.h | 17 ++
drivers/gpu/drm/xe/xe_gam_tlb_inval_types.h | 22 ++
drivers/gpu/drm/xe/xe_gt.c | 11 +-
drivers/gpu/drm/xe/xe_gt.h | 15 +-
drivers/gpu/drm/xe/xe_gt_types.h | 4 +
drivers/gpu/drm/xe/xe_guc_pagefault.c | 33 ++-
drivers/gpu/drm/xe/xe_module.c | 7 +
drivers/gpu/drm/xe/xe_module.h | 1 +
drivers/gpu/drm/xe/xe_pci.c | 10 +-
drivers/gpu/drm/xe/xe_tlb_inval.c | 7 +-
18 files changed, 674 insertions(+), 12 deletions(-)
create mode 100644 drivers/gpu/drm/xe/xe_gam_port.c
create mode 100644 drivers/gpu/drm/xe/xe_gam_port.h
create mode 100644 drivers/gpu/drm/xe/xe_gam_port_types.h
create mode 100644 drivers/gpu/drm/xe/xe_gam_tlb_inval.c
create mode 100644 drivers/gpu/drm/xe/xe_gam_tlb_inval.h
create mode 100644 drivers/gpu/drm/xe/xe_gam_tlb_inval_types.h
diff --git a/drivers/gpu/drm/xe/Makefile b/drivers/gpu/drm/xe/Makefile
index 41ec698b3cc1..3a6acc42d017 100644
--- a/drivers/gpu/drm/xe/Makefile
+++ b/drivers/gpu/drm/xe/Makefile
@@ -46,6 +46,8 @@ xe-y += xe_bb.o \
xe_exec_queue.o \
xe_execlist.o \
xe_force_wake.o \
+ xe_gam_port.o \
+ xe_gam_tlb_inval.o \
xe_ggtt.o \
xe_gpu_scheduler.o \
xe_gsc.o \
diff --git a/drivers/gpu/drm/xe/xe_defaults.h b/drivers/gpu/drm/xe/xe_defaults.h
index 5d5d41d067c5..cfe965538460 100644
--- a/drivers/gpu/drm/xe/xe_defaults.h
+++ b/drivers/gpu/drm/xe/xe_defaults.h
@@ -14,6 +14,7 @@
#endif
#define XE_DEFAULT_PROBE_DISPLAY true
+#define XE_DEFAULT_GAM_TLB_INVAL_MODE XE_GAM_TLB_INVAL_MODE_DISABLED
#define XE_DEFAULT_VRAM_BAR_SIZE 0
#define XE_DEFAULT_FORCE_PROBE CONFIG_DRM_XE_FORCE_PROBE
#define XE_DEFAULT_MAX_VFS ~0
diff --git a/drivers/gpu/drm/xe/xe_device.c b/drivers/gpu/drm/xe/xe_device.c
index 3462645ca13c..b8bb1e92ee64 100644
--- a/drivers/gpu/drm/xe/xe_device.c
+++ b/drivers/gpu/drm/xe/xe_device.c
@@ -436,6 +436,17 @@ static void xe_device_destroy(struct drm_device *dev, void *dummy)
ttm_device_fini(&xe->ttm);
}
+static void xe_device_parse_modparam(struct xe_device *xe)
+{
+ xe->info.force_execlist = xe_modparam.force_execlist;
+ xe->atomic_svm_timeslice_ms = 5;
+ xe->min_run_period_lr_ms = 5;
+
+ xe->info.gam_tlb_inval_mode = xe_modparam.gam_tlb_inval_mode;
+ if (xe->info.gam_tlb_inval_mode >= XE_GAM_TLB_INVAL_MODE_COUNT)
+ xe->info.gam_tlb_inval_mode = XE_GAM_TLB_INVAL_MODE_DISABLED;
+}
+
struct xe_device *xe_device_create(struct pci_dev *pdev,
const struct pci_device_id *ent)
{
@@ -469,9 +480,8 @@ struct xe_device *xe_device_create(struct pci_dev *pdev,
xe->info.devid = pdev->device;
xe->info.revid = pdev->revision;
- xe->info.force_execlist = xe_modparam.force_execlist;
- xe->atomic_svm_timeslice_ms = 5;
- xe->min_run_period_lr_ms = 5;
+
+ xe_device_parse_modparam(xe);
err = xe_irq_init(xe);
if (err)
diff --git a/drivers/gpu/drm/xe/xe_device_types.h b/drivers/gpu/drm/xe/xe_device_types.h
index 8f3ef836541e..fb739c004882 100644
--- a/drivers/gpu/drm/xe/xe_device_types.h
+++ b/drivers/gpu/drm/xe/xe_device_types.h
@@ -14,6 +14,7 @@
#include "xe_devcoredump_types.h"
#include "xe_heci_gsc.h"
+#include "xe_gam_tlb_inval_types.h"
#include "xe_late_bind_fw_types.h"
#include "xe_oa_types.h"
#include "xe_pagefault_types.h"
@@ -124,6 +125,8 @@ struct xe_device {
enum xe_platform platform;
/** @info.subplatform: Xe subplatform enum */
enum xe_subplatform subplatform;
+ /** @info.gam_tlb_inval_mode: Xe GAM TLB invalidation mode */
+ enum xe_gam_tlb_inval_mode gam_tlb_inval_mode;
/** @info.devid: device ID */
u16 devid;
/** @info.revid: device revision */
diff --git a/drivers/gpu/drm/xe/xe_gam_port.c b/drivers/gpu/drm/xe/xe_gam_port.c
new file mode 100644
index 000000000000..5ed92d97157d
--- /dev/null
+++ b/drivers/gpu/drm/xe/xe_gam_port.c
@@ -0,0 +1,308 @@
+// SPDX-License-Identifier: MIT
+/*
+ * Copyright © 2026 Intel Corporation
+ */
+
+#include <drm/drm_managed.h>
+
+#include "xe_device_types.h"
+#include "xe_gam_port.h"
+#include "xe_gam_port_types.h"
+#include "xe_mmio.h"
+
+/**
+ * DOC: Xe GAM port
+ *
+ * The GAM port is a simple MMIO mailbox used to send descriptors to the
+ * graphics address management (GAM) block. Descriptors are written into
+ * GAM_PORT_DESC{0,1,2} and then the hardware consumes them and clears the
+ * VALID bit in DESC0 to signal completion.
+ *
+ * This file provides a small, serialized API around the GAM port for:
+ * - TLB invalidation (global, GGTT, and PPGTT range/page invalidations)
+ * - Page fault response (PFR) acknowledgements
+ * - Page reclaim requests
+ *
+ * Concurrency:
+ * All access to the GAM port registers is serialized by @xe_gam_port.mmio_lock,
+ * since the hardware exposes a single set of descriptor registers.
+ *
+ * Completion:
+ * For commands that require completion, the driver polls for DESC0.VALID to
+ * clear via xe_gam_port_poll_completion(). Page fault response acknowledgements
+ * currently do not poll for completion.
+ */
+
+/* Bspec: 59311 for MMIO interface */
+
+#define GAM_PORT_DESC0 XE_REG(0xcf7c)
+#define GAM_PORT_DESC0_VALID REG_BIT(0)
+#define GAM_PORT_DESC0_PFR_UNSUCCESSFUL REG_BIT(1)
+#define GAM_PORT_DESC0_PFR_TYPE REG_GENMASK(4, 2)
+#define GAM_PORT_DESC0_TLB_INVAL_GRANULARITY REG_GENMASK(2, 1)
+#define GAM_PORT_DESC0_TLB_INVAL_ADDR_MASK REG_GENMASK(8, 3)
+#define GAM_PORT_DESC0_TLB_INVAL_MODE REG_BIT(9)
+#define GAM_PORT_DESC0_TYPE REG_GENMASK(11, 10)
+#define GAM_PORT_DESC0_ASID REG_GENMASK(31, 12)
+
+enum pfr_type {
+ PFR_TYPE_ACCESS = 0,
+ PFR_TYPE_ENGINE = 1,
+ PFR_TYPE_ASID_VF = 2,
+ PFR_TYPE_VF = 3,
+ PFR_TYPE_ALL = 4,
+};
+
+enum tlb_inval_granularity {
+ TLB_INVAL_GRANULARITY_ALL = 0,
+ TLB_INVAL_GRANULARITY_ASID_VF = 1,
+ TLB_INVAL_GRANULARITY_VF = 2,
+ TLB_INVAL_GRANULARITY_PAGE = 3,
+};
+
+enum tlb_inval_mode {
+ TLB_INVAL_MODE_HEAVY = 0,
+ TLB_INVAL_MODE_LIGHT = 1,
+};
+
+enum gam_port_desc_type {
+ GAM_PORT_DESC_TYPE_TLB_INVAL = 0,
+ GAM_PORT_DESC_TYPE_PFR = 1, /* Page fault response */
+ GAM_PORT_DESC_TYPE_PR = 2, /* Page reclaim */
+};
+
+#define GAM_PORT_DESC1 XE_REG(0xcf80)
+#define GAM_PORT_DESC1_VFID REG_GENMASK(5, 0)
+#define GAM_PORT_DESC1_PFR_PREFETCH BIT(6)
+#define GAM_PORT_DESC1_PFR_ENG_INSTANCE REG_GENMASK(12, 7)
+#define GAM_PORT_DESC1_PFR_ENG_CLASS REG_GENMASK(15, 13)
+#define GAM_PORT_DESC1_PFR_PRIVATE_DATA REG_GENMASK(31, 16)
+#define GAM_PORT_DESC1_TLB_INVAL_GLOBAL_INV BIT(6)
+#define GAM_PORT_DESC1_TLB_INVAL_CACHE_FLUSH BIT(7)
+#define GAM_PORT_DESC1_ADDRESS_LOW REG_GENMASK(31, 12)
+
+#define GAM_PORT_DESC2 XE_REG(0xcf84)
+#define GAM_PORT_DESC2_ADDRESS_HIGH REG_GENMASK(25, 0)
+
+/**
+ * xe_gam_port_init() - Initialize a GAM port instance
+ * @xe: Xe device
+ * @gp: GAM port instance to initialize
+ * @mmio: MMIO accessor used for register reads/writes
+ *
+ * Stores the MMIO accessor and initializes the internal mutex used to serialize
+ * descriptor programming.
+ *
+ * Return: 0 on success, negative errno on failure.
+ */
+int xe_gam_port_init(struct xe_device *xe, struct xe_gam_port *gp,
+ struct xe_mmio *mmio)
+{
+ gp->mmio = mmio;
+
+ return drmm_mutex_init(&xe->drm, &gp->mmio_lock);
+}
+
+static int xe_gam_port_poll_completion(struct xe_gam_port *gp)
+{
+ const u32 timeout_us = 500000;
+
+ lockdep_assert(&gp->mmio_lock);
+
+ return xe_mmio_wait32(gp->mmio, GAM_PORT_DESC0, GAM_PORT_DESC0_VALID, 0,
+ timeout_us, NULL, false);
+}
+
+/**
+ * xe_gam_port_tlb_inval_all() - Invalidate all TLBs
+ * @gp: GAM port
+ *
+ * Issues a heavy, global TLB invalidation at ALL granularity and requests a
+ * cache flush. This is the broadest invalidation supported by the GAM port.
+ *
+ * Return: 0 on success, negative errno on timeout/failure.
+ */
+int xe_gam_port_tlb_inval_all(struct xe_gam_port *gp)
+{
+ guard(mutex)(&gp->mmio_lock);
+
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC1,
+ GAM_PORT_DESC1_TLB_INVAL_CACHE_FLUSH);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC0, GAM_PORT_DESC0_VALID |
+ FIELD_PREP(GAM_PORT_DESC0_TYPE,
+ GAM_PORT_DESC_TYPE_TLB_INVAL) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_MODE,
+ TLB_INVAL_MODE_HEAVY) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_GRANULARITY,
+ TLB_INVAL_GRANULARITY_ALL));
+
+ return xe_gam_port_poll_completion(gp);
+}
+
+/**
+ * xe_gam_port_tlb_inval_ggtt() - Invalidate GGTT translations
+ * @gp: GAM port
+ *
+ * Issues a heavy TLB invalidation targeting global/GGTT mappings.
+ *
+ * Return: 0 on success, negative errno on timeout/failure.
+ */
+int xe_gam_port_tlb_inval_ggtt(struct xe_gam_port *gp)
+{
+ guard(mutex)(&gp->mmio_lock);
+
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC1,
+ GAM_PORT_DESC1_TLB_INVAL_GLOBAL_INV);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC0, GAM_PORT_DESC0_VALID |
+ FIELD_PREP(GAM_PORT_DESC0_TYPE,
+ GAM_PORT_DESC_TYPE_TLB_INVAL) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_MODE,
+ TLB_INVAL_MODE_HEAVY));
+
+ return xe_gam_port_poll_completion(gp);
+}
+
+/**
+ * xe_gam_port_tlb_inval_asid() - Invalidate per-ASID TLBs
+ * @gp: GAM port
+ * @asid: Address space ID to invalidate
+ *
+ * Issues a heavy, per-ASID TLB invalidation at ASID_VF granularity and requests
+ * a cache flush.
+ *
+ * Return: 0 on success, negative errno on timeout/failure.
+ */
+int xe_gam_port_tlb_inval_asid(struct xe_gam_port *gp, u32 asid)
+{
+ u32 desc0 = GAM_PORT_DESC0_VALID |
+ FIELD_PREP(GAM_PORT_DESC0_TYPE, GAM_PORT_DESC_TYPE_TLB_INVAL) |
+ FIELD_PREP(GAM_PORT_DESC0_ASID, asid) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_MODE,
+ TLB_INVAL_MODE_HEAVY) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_GRANULARITY,
+ TLB_INVAL_GRANULARITY_ASID_VF);
+ u32 desc1 = GAM_PORT_DESC1_TLB_INVAL_CACHE_FLUSH;
+
+ guard(mutex)(&gp->mmio_lock);
+
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC1, desc1);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC0, desc0);
+
+ return xe_gam_port_poll_completion(gp);
+}
+
+/**
+ * xe_gam_port_tlb_inval_ppgtt() - Invalidate PPGTT translations for a range
+ * @gp: GAM port
+ * @start: Starting GPU virtual address of the invalidation (page aligned)
+ * @order: Address mask / range order programmed into the descriptor
+ * @asid: Address space ID to invalidate
+ * @flush_cache: Whether to request a cache flush as part of the invalidation
+ *
+ * Programs a per-ASID heavy TLB invalidation at PAGE granularity. The address
+ * is communicated via DESC1/DESC2 (split into low/high parts) and @order is
+ * programmed as an address mask to describe the range.
+ *
+ * Return: 0 on success, negative errno on timeout/failure.
+ */
+int xe_gam_port_tlb_inval_ppgtt(struct xe_gam_port *gp, u64 start, u32 order,
+ u32 asid, bool flush_cache)
+{
+ u32 desc0 = GAM_PORT_DESC0_VALID |
+ FIELD_PREP(GAM_PORT_DESC0_TYPE, GAM_PORT_DESC_TYPE_TLB_INVAL) |
+ FIELD_PREP(GAM_PORT_DESC0_ASID, asid) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_MODE,
+ TLB_INVAL_MODE_HEAVY) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_GRANULARITY,
+ TLB_INVAL_GRANULARITY_PAGE) |
+ FIELD_PREP(GAM_PORT_DESC0_TLB_INVAL_ADDR_MASK, order);
+ u32 desc1 = FIELD_PREP(GAM_PORT_DESC1_ADDRESS_LOW,
+ lower_32_bits(start) >> 12);
+ u32 desc2 = FIELD_PREP(GAM_PORT_DESC2_ADDRESS_HIGH,
+ upper_32_bits(start));
+
+ if (flush_cache)
+ desc1 |= GAM_PORT_DESC1_TLB_INVAL_CACHE_FLUSH;
+
+ guard(mutex)(&gp->mmio_lock);
+
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC2, desc2);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC1, desc1);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC0, desc0);
+
+ return xe_gam_port_poll_completion(gp);
+}
+
+/**
+ * xe_gam_port_ack_fault() - Send a page fault response acknowledgment (PFR)
+ * @gp: GAM port
+ * @asid: Address space ID of the faulting context
+ * @pdata: Private data cookie associated with the fault
+ * @vfid: VF identifier (SR-IOV) for the faulting requester
+ * @engine_class: Engine class of the requester
+ * @engine_instance: Engine instance of the requester
+ * @unsuccessful: Whether to mark the response as unsuccessful
+ *
+ * Sends a PFR descriptor to acknowledge a page fault. This is currently sent
+ * without waiting for completion.
+ *
+ * Return: 0 on success (descriptor written).
+ */
+int xe_gam_port_ack_fault(struct xe_gam_port *gp, u32 asid, u32 pdata,
+ u32 vfid, u32 engine_class, u32 engine_instance,
+ bool unsuccessful)
+{
+ u32 desc0 = GAM_PORT_DESC0_VALID |
+ FIELD_PREP(GAM_PORT_DESC0_TYPE, GAM_PORT_DESC_TYPE_PFR) |
+ FIELD_PREP(GAM_PORT_DESC0_ASID, asid) |
+ FIELD_PREP(GAM_PORT_DESC0_PFR_TYPE, PFR_TYPE_ACCESS);
+ u32 desc1 = FIELD_PREP(GAM_PORT_DESC1_VFID, vfid) |
+ FIELD_PREP(GAM_PORT_DESC1_PFR_ENG_INSTANCE, engine_instance) |
+ FIELD_PREP(GAM_PORT_DESC1_PFR_ENG_CLASS, engine_class) |
+ FIELD_PREP(GAM_PORT_DESC1_PFR_PRIVATE_DATA, pdata);
+
+ if (unsuccessful)
+ desc0 |= GAM_PORT_DESC0_PFR_UNSUCCESSFUL;
+
+ guard(mutex)(&gp->mmio_lock);
+
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC1, desc1);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC0, desc0);
+
+ /*
+ * XXX: We don’t poll here because an MMIO read would kill performance
+ * during fault storms, and testing shows that page fault acks work
+ * without polling (at least on BMG), likely because acks are processed
+ * faster than the MMIO write throughput.
+ */
+
+ return 0;
+}
+
+/**
+ * xe_gam_port_page_reclaim() - Submit a page reclaim request
+ * @gp: GAM port
+ * @prl_addr: GPU address of the page reclaim list (PRL)
+ *
+ * Issues a page reclaim (PR) descriptor. The PRL address is programmed via
+ * DESC1/DESC2 (split into low/high parts).
+ *
+ * Return: 0 on success, negative errno on timeout/failure.
+ */
+int xe_gam_port_page_reclaim(struct xe_gam_port *gp, u64 prl_addr)
+{
+ u32 desc0 = GAM_PORT_DESC0_VALID |
+ FIELD_PREP(GAM_PORT_DESC0_TYPE, GAM_PORT_DESC_TYPE_PR);
+ u32 desc1 = FIELD_PREP(GAM_PORT_DESC1_ADDRESS_LOW,
+ lower_32_bits(prl_addr) >> 12);
+ u32 desc2 = FIELD_PREP(GAM_PORT_DESC2_ADDRESS_HIGH,
+ upper_32_bits(prl_addr));
+
+ guard(mutex)(&gp->mmio_lock);
+
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC2, desc2);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC1, desc1);
+ xe_mmio_write32(gp->mmio, GAM_PORT_DESC0, desc0);
+
+ return xe_gam_port_poll_completion(gp);
+}
diff --git a/drivers/gpu/drm/xe/xe_gam_port.h b/drivers/gpu/drm/xe/xe_gam_port.h
new file mode 100644
index 000000000000..f10404014e20
--- /dev/null
+++ b/drivers/gpu/drm/xe/xe_gam_port.h
@@ -0,0 +1,33 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2026 Intel Corporation
+ */
+
+#ifndef _XE_GAM_PORT_H_
+#define _XE_GAM_PORT_H_
+
+#include <linux/types.h>
+
+struct xe_device;
+struct xe_gam_port;
+struct xe_mmio;
+
+int xe_gam_port_init(struct xe_device *xe, struct xe_gam_port *gp,
+ struct xe_mmio *mmio);
+
+int xe_gam_port_tlb_inval_all(struct xe_gam_port *gp);
+
+int xe_gam_port_tlb_inval_ggtt(struct xe_gam_port *gp);
+
+int xe_gam_port_tlb_inval_asid(struct xe_gam_port *gp, u32 asid);
+
+int xe_gam_port_tlb_inval_ppgtt(struct xe_gam_port *gp, u64 start, u32 order,
+ u32 asid, bool flush_cache);
+
+int xe_gam_port_ack_fault(struct xe_gam_port *gp, u32 asid, u32 pdata,
+ u32 vfid, u32 engine_class, u32 engine_instance,
+ bool unsuccessful);
+
+int xe_gam_port_page_reclaim(struct xe_gam_port *gp, u64 prl_addr);
+
+#endif
diff --git a/drivers/gpu/drm/xe/xe_gam_port_types.h b/drivers/gpu/drm/xe/xe_gam_port_types.h
new file mode 100644
index 000000000000..3aad4525dec3
--- /dev/null
+++ b/drivers/gpu/drm/xe/xe_gam_port_types.h
@@ -0,0 +1,21 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2026 Intel Corporation
+ */
+
+#ifndef _XE_GAM_PORT_TYPES_H_
+#define _XE_GAM_PORT_TYPES_H_
+
+#include <linux/mutex.h>
+
+struct xe_mmio;
+
+/* struct xe_gam_port - Xe GAM port */
+struct xe_gam_port {
+ /** @mmio_lock: MMIO lock for GAM port */
+ struct mutex mmio_lock;
+ /** @mmio: MMIO space */
+ struct xe_mmio *mmio;
+};
+
+#endif
diff --git a/drivers/gpu/drm/xe/xe_gam_tlb_inval.c b/drivers/gpu/drm/xe/xe_gam_tlb_inval.c
new file mode 100644
index 000000000000..7954c3fc71a2
--- /dev/null
+++ b/drivers/gpu/drm/xe/xe_gam_tlb_inval.c
@@ -0,0 +1,175 @@
+// SPDX-License-Identifier: MIT
+/*
+ * Copyright © 2026 Intel Corporation
+ */
+
+#include <drm/drm_managed.h>
+#include <linux/circ_buf.h>
+
+#include "xe_gam_port.h"
+#include "xe_gam_tlb_inval.h"
+#include "xe_gt.h"
+#include "xe_sa.h"
+#include "xe_tlb_inval.h"
+
+/**
+ * DOC: Xe GAM TLB invalidation backend
+ *
+ * This component provides an alternative Xe TLB invalidation backend that
+ * programs invalidations directly through the GAM port MMIO mailbox
+ * (see xe_gam_port). It plugs into the generic Xe TLB invalidation framework
+ * via struct xe_tlb_inval_ops and is selected during early GT bring-up.
+ *
+ * Motivation
+ * ----------
+ * The primary goal is to provide a low-latency path for profiling and
+ * experimentation, allowing comparison of firmware-mediated invalidations
+ * (e.g. GuC) against direct GAM-port programming.
+ *
+ * Modes (@xe_device.info.gam_tlb_inval_mode)
+ * ------------------------------------------
+ * - XE_GAM_TLB_INVAL_MODE_IMMEDIATE:
+ * Issue invalidations synchronously in the calling context. The backend
+ * submits the GAM-port command and returns -ECANCELED on success to signal
+ * "no async seqno to wait for" to the upper layers.
+ *
+ * Concurrency and ordering
+ * ------------------------
+ * - Immediate mode:
+ * Caller-side serialization is handled by the GAM port itself
+ * (xe_gam_port uses an internal mutex).
+ */
+
+static int send_tlb_inval_all(struct xe_tlb_inval *tlb_inval, u32 seqno)
+{
+ struct xe_gam_port *gp = tlb_inval->private;
+ int err;
+
+ lockdep_assert_held(&tlb_inval->seqno_lock);
+
+ err = xe_gam_port_tlb_inval_all(gp);
+ if (err)
+ return err;
+
+ return -ECANCELED;
+}
+
+static int send_tlb_inval_ggtt(struct xe_tlb_inval *tlb_inval, u32 seqno)
+{
+ struct xe_gam_port *gp = tlb_inval->private;
+ int err;
+
+ lockdep_assert_held(&tlb_inval->seqno_lock);
+
+ err = xe_gam_port_tlb_inval_ggtt(gp);
+ if (err)
+ return err;
+
+ return -ECANCELED;
+}
+
+static u64 normalize_invalidation_range(u64 *start, u64 *end)
+{
+ u64 orig_start = *start;
+ u64 length = *end - *start;
+ u64 align;
+
+ if (length < SZ_4K)
+ length = SZ_4K;
+
+ align = roundup_pow_of_two(length);
+ *start = ALIGN_DOWN(*start, align);
+ *end = ALIGN(*end, align);
+ length = align;
+ while (*start + length < *end) {
+ length <<= 1;
+ *start = ALIGN_DOWN(orig_start, length);
+ }
+
+ return length;
+}
+
+/*
+ * Ensure that roundup_pow_of_two(length) doesn't overflow.
+ * Note that roundup_pow_of_two() operates on unsigned long,
+ * not on u64.
+ */
+#define MAX_RANGE_TLB_INVALIDATION_LENGTH (rounddown_pow_of_two(ULONG_MAX))
+
+static int send_tlb_inval_asid_ppgtt(struct xe_tlb_inval *tlb_inval, u32 seqno,
+ u64 start, u64 end, u32 asid,
+ struct drm_suballoc *prl_sa)
+{
+ struct xe_gam_port *gp = tlb_inval->private;
+ u64 len = end - start;
+ u32 order;
+ int err;
+
+ lockdep_assert_held(&tlb_inval->seqno_lock);
+
+ if (len > MAX_RANGE_TLB_INVALIDATION_LENGTH) {
+ err = xe_gam_port_tlb_inval_asid(gp, asid);
+ if (err)
+ return err;
+ } else {
+ len = normalize_invalidation_range(&start, &end);
+ order = ilog2(len) - ilog2(SZ_4K);
+
+ err = xe_gam_port_tlb_inval_ppgtt(gp, start, order, asid,
+ !prl_sa);
+ if (err)
+ return err;
+ }
+
+ if (prl_sa) {
+ err = xe_gam_port_page_reclaim(gp, xe_sa_bo_gpu_addr(prl_sa));
+ if (err)
+ return err;
+ }
+
+ return -ECANCELED;
+}
+
+static bool tlb_inval_initialized(struct xe_tlb_inval *tlb_inval)
+{
+ return !!tlb_inval->private;
+}
+
+static void tlb_inval_flush(struct xe_tlb_inval *tlb_inval)
+{
+}
+
+static long tlb_inval_timeout_delay(struct xe_tlb_inval *tlb_inval)
+{
+ return HZ;
+}
+
+static const struct xe_tlb_inval_ops gam_tlb_inval_immediate_asid_ops = {
+ .all = send_tlb_inval_all,
+ .ggtt = send_tlb_inval_ggtt,
+ .ppgtt = send_tlb_inval_asid_ppgtt,
+ .initialized = tlb_inval_initialized,
+ .flush = tlb_inval_flush,
+ .timeout_delay = tlb_inval_timeout_delay,
+};
+
+/**
+ * xe_gam_tlb_inval_init_early() - Initialize GAM TLB invalidation backend
+ * @gp: GAM port object
+ * @tlb_inval: TLB invalidation client to attach the backend to
+ *
+ * Initializes backend-private state and installs the appropriate
+ * xe_tlb_inval_ops into @tlb_inval based on @xe_device.info.gam_tlb_inval_mode.
+ */
+void xe_gam_tlb_inval_init_early(struct xe_gam_port *gp,
+ struct xe_tlb_inval *tlb_inval)
+{
+ struct xe_device *xe = gp_to_xe(gp);
+
+ xe_assert(xe, xe->info.gam_tlb_inval_mode ==
+ XE_GAM_TLB_INVAL_MODE_IMMEDIATE);
+ xe_assert(xe, !xe->info.has_ctx_tlb_inval); /* XXX: NIY */
+
+ tlb_inval->ops = &gam_tlb_inval_immediate_asid_ops;
+ tlb_inval->private = gp;
+}
diff --git a/drivers/gpu/drm/xe/xe_gam_tlb_inval.h b/drivers/gpu/drm/xe/xe_gam_tlb_inval.h
new file mode 100644
index 000000000000..96051f77a717
--- /dev/null
+++ b/drivers/gpu/drm/xe/xe_gam_tlb_inval.h
@@ -0,0 +1,17 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2026 Intel Corporation
+ */
+
+#ifndef _XE_GAM_TLB_INVAL_H_
+#define _XE_GAM_TLB_INVAL_H_
+
+#include <linux/types.h>
+
+struct xe_gam_port;
+struct xe_tlb_inval;
+
+void xe_gam_tlb_inval_init_early(struct xe_gam_port *gp,
+ struct xe_tlb_inval *tlb_inval);
+
+#endif
diff --git a/drivers/gpu/drm/xe/xe_gam_tlb_inval_types.h b/drivers/gpu/drm/xe/xe_gam_tlb_inval_types.h
new file mode 100644
index 000000000000..bd43af1318c4
--- /dev/null
+++ b/drivers/gpu/drm/xe/xe_gam_tlb_inval_types.h
@@ -0,0 +1,22 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2026 Intel Corporation
+ */
+
+#ifndef _XE_GAM_TLB_INVAL_TYPES_H_
+#define _XE_GAM_TLB_INVAL_TYPES_H_
+
+/**
+ * enum xe_gam_tlb_inval_mode - possible GAM TLB invalidation modes
+ * @XE_GAM_TLB_INVAL_MODE_DISABLED: GAM TLB invalidations are disabled.
+ * @XE_GAM_TLB_INVAL_MODE_IMMEDIATE: GAM TLB invalidations are immediately
+ * issued.
+ * @XE_GAM_TLB_INVAL_MODE_COUNT: count of GAM TLB invalidations modes.
+ */
+enum xe_gam_tlb_inval_mode {
+ XE_GAM_TLB_INVAL_MODE_DISABLED = 0,
+ XE_GAM_TLB_INVAL_MODE_IMMEDIATE = 1,
+ XE_GAM_TLB_INVAL_MODE_COUNT = 2,
+};
+
+#endif
diff --git a/drivers/gpu/drm/xe/xe_gt.c b/drivers/gpu/drm/xe/xe_gt.c
index b455af1e6072..6b8dad05860b 100644
--- a/drivers/gpu/drm/xe/xe_gt.c
+++ b/drivers/gpu/drm/xe/xe_gt.c
@@ -23,6 +23,7 @@
#include "xe_exec_queue.h"
#include "xe_execlist.h"
#include "xe_force_wake.h"
+#include "xe_gam_port.h"
#include "xe_ggtt.h"
#include "xe_gsc.h"
#include "xe_gt_ccs_mode.h"
@@ -492,7 +493,9 @@ int xe_gt_init_early(struct xe_gt *gt)
* (including things like communication with the GuC)
* be performed.
*/
- xe_gt_mmio_init(gt);
+ err = xe_gt_mmio_init(gt);
+ if (err)
+ return err;
err = xe_uc_init_noalloc(>->uc);
if (err)
@@ -726,8 +729,10 @@ int xe_gt_init(struct xe_gt *gt)
*
* Initialize GT's MMIO accessor, which will be used to access registers inside
* this GT.
+ *
+ * Return: 0 on success, negative error code otherwise.
*/
-void xe_gt_mmio_init(struct xe_gt *gt)
+int xe_gt_mmio_init(struct xe_gt *gt)
{
struct xe_tile *tile = gt_to_tile(gt);
struct xe_device *xe = tile_to_xe(tile);
@@ -744,6 +749,8 @@ void xe_gt_mmio_init(struct xe_gt *gt)
if (IS_SRIOV_VF(xe))
gt->mmio.sriov_vf_gt = gt;
+
+ return xe_gam_port_init(gt_to_xe(gt), >->gam_port, >->mmio);
}
void xe_gt_record_user_engines(struct xe_gt *gt)
diff --git a/drivers/gpu/drm/xe/xe_gt.h b/drivers/gpu/drm/xe/xe_gt.h
index de7e47763411..b0ece2d72f7c 100644
--- a/drivers/gpu/drm/xe/xe_gt.h
+++ b/drivers/gpu/drm/xe/xe_gt.h
@@ -47,7 +47,7 @@ static inline bool xe_fault_inject_gt_reset(void)
struct xe_gt *xe_gt_alloc(struct xe_tile *tile);
int xe_gt_init_early(struct xe_gt *gt);
int xe_gt_init(struct xe_gt *gt);
-void xe_gt_mmio_init(struct xe_gt *gt);
+int xe_gt_mmio_init(struct xe_gt *gt);
void xe_gt_declare_wedged(struct xe_gt *gt);
int xe_gt_record_default_lrcs(struct xe_gt *gt);
@@ -155,4 +155,17 @@ static inline bool xe_gt_recovery_pending(struct xe_gt *gt)
xe_gt_sriov_vf_recovery_pending(gt);
}
+/**
+ * gp_to_xe() - GAM port to Xe device
+ * @gp: GAM port object
+ *
+ * Return: Xe device object
+ */
+static inline struct xe_device *gp_to_xe(struct xe_gam_port *gp)
+{
+ struct xe_gt *gt = container_of(gp, typeof(*gt), gam_port);
+
+ return gt_to_xe(gt);
+}
+
#endif
diff --git a/drivers/gpu/drm/xe/xe_gt_types.h b/drivers/gpu/drm/xe/xe_gt_types.h
index 8b55cf25a75f..309ae0709b6d 100644
--- a/drivers/gpu/drm/xe/xe_gt_types.h
+++ b/drivers/gpu/drm/xe/xe_gt_types.h
@@ -8,6 +8,7 @@
#include "xe_device_types.h"
#include "xe_force_wake_types.h"
+#include "xe_gam_port_types.h"
#include "xe_gt_idle_types.h"
#include "xe_gt_sriov_pf_types.h"
#include "xe_gt_sriov_vf_types.h"
@@ -168,6 +169,9 @@ struct xe_gt {
*/
struct xe_mmio mmio;
+ /** @gam_port: GAM port for GT. */
+ struct xe_gam_port gam_port;
+
/**
* @pm: power management info for GT. The driver uses the GT's
* "force wake" interface to wake up specific parts of the GT hardware
diff --git a/drivers/gpu/drm/xe/xe_guc_pagefault.c b/drivers/gpu/drm/xe/xe_guc_pagefault.c
index 607e32392f46..31522505b03f 100644
--- a/drivers/gpu/drm/xe/xe_guc_pagefault.c
+++ b/drivers/gpu/drm/xe/xe_guc_pagefault.c
@@ -4,6 +4,7 @@
*/
#include "abi/guc_actions_abi.h"
+#include "xe_gam_port.h"
#include "xe_guc.h"
#include "xe_guc_ct.h"
#include "xe_guc_pagefault.h"
@@ -44,6 +45,27 @@ static const struct xe_pagefault_ops guc_pagefault_ops = {
.ack_fault = guc_ack_fault,
};
+static void gam_ack_fault(struct xe_pagefault *pf, int err)
+{
+ struct xe_gam_port *gp = pf->producer.private;
+ u32 vfid = FIELD_GET(PFD_VFID, pf->producer.msg[2]);
+ u32 engine_instance = FIELD_GET(PFD_ENG_INSTANCE, pf->producer.msg[0]);
+ u32 engine_class = FIELD_GET(PFD_ENG_CLASS, pf->producer.msg[0]);
+ u32 pdata = FIELD_GET(PFD_PDATA_LO, pf->producer.msg[0]) |
+ (FIELD_GET(PFD_PDATA_HI, pf->producer.msg[1]) <<
+ PFD_PDATA_HI_SHIFT);
+ u32 asid = FIELD_GET(PFD_ASID, pf->producer.msg[1]);
+ int ret;
+
+ ret = xe_gam_port_ack_fault(gp, asid, pdata, vfid, engine_class,
+ engine_instance, !!err);
+ WARN_ON_ONCE(ret);
+}
+
+static const struct xe_pagefault_ops gam_pagefault_ops = {
+ .ack_fault = gam_ack_fault,
+};
+
/**
* xe_guc_pagefault_handler() - G2H page fault handler
* @guc: GuC object
@@ -92,8 +114,15 @@ int xe_guc_pagefault_handler(struct xe_guc *guc, u32 *msg, u32 len)
pf.consumer.engine_class = FIELD_GET(PFD_ENG_CLASS, msg[0]);
pf.consumer.engine_instance = FIELD_GET(PFD_ENG_INSTANCE, msg[0]);
- pf.producer.private = guc;
- pf.producer.ops = &guc_pagefault_ops;
+ if (guc_to_xe(guc)->info.gam_tlb_inval_mode !=
+ XE_GAM_TLB_INVAL_MODE_DISABLED) {
+ pf.producer.private = &guc_to_gt(guc)->gam_port;
+ pf.producer.ops = &gam_pagefault_ops;
+ } else {
+ pf.producer.private = guc;
+ pf.producer.ops = &guc_pagefault_ops;
+ }
+
for (i = 0; i < GUC_PF_MSG_LEN_DW; ++i)
pf.producer.msg[i] = msg[i];
diff --git a/drivers/gpu/drm/xe/xe_module.c b/drivers/gpu/drm/xe/xe_module.c
index 903d3b433421..d1bb24640708 100644
--- a/drivers/gpu/drm/xe/xe_module.c
+++ b/drivers/gpu/drm/xe/xe_module.c
@@ -29,6 +29,7 @@ struct xe_modparam xe_modparam = {
#endif
.wedged_mode = XE_DEFAULT_WEDGED_MODE,
.svm_notifier_size = XE_DEFAULT_SVM_NOTIFIER_SIZE,
+ .gam_tlb_inval_mode = XE_DEFAULT_GAM_TLB_INVAL_MODE,
/* the rest are 0 by default */
};
@@ -43,6 +44,12 @@ module_param_named(probe_display, xe_modparam.probe_display, bool, 0444);
MODULE_PARM_DESC(probe_display, "Probe display HW, otherwise it's left untouched "
"[default=" __stringify(XE_DEFAULT_PROBE_DISPLAY) "])");
+module_param_named_unsafe(gam_tlb_inval_mode, xe_modparam.gam_tlb_inval_mode,
+ uint, 0600);
+MODULE_PARM_DESC(gam_tlb_inval_mode, "GAM TLB invalidations mode (0=disabled "
+ "1=immediate [default="
+ __stringify(XE_DEFAULT_GAM_TLB_INVAL_MODE) "])");
+
module_param_named(vram_bar_size, xe_modparam.force_vram_bar_size, int, 0600);
MODULE_PARM_DESC(vram_bar_size, "Set the vram bar size in MiB (<0=disable-resize, 0=max-needed-size, >0=force-size "
"[default=" __stringify(XE_DEFAULT_VRAM_BAR_SIZE) "])");
diff --git a/drivers/gpu/drm/xe/xe_module.h b/drivers/gpu/drm/xe/xe_module.h
index 79cb9639c0f3..36f20fb318af 100644
--- a/drivers/gpu/drm/xe/xe_module.h
+++ b/drivers/gpu/drm/xe/xe_module.h
@@ -23,6 +23,7 @@ struct xe_modparam {
#endif
unsigned int wedged_mode;
u32 svm_notifier_size;
+ u32 gam_tlb_inval_mode;
};
extern struct xe_modparam xe_modparam;
diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
index e1f569235d8a..0c593b08c683 100644
--- a/drivers/gpu/drm/xe/xe_pci.c
+++ b/drivers/gpu/drm/xe/xe_pci.c
@@ -608,7 +608,10 @@ static int read_gmdid(struct xe_device *xe, enum xe_gmdid_type type, u32 *ver, u
gt->info.type = XE_GT_TYPE_MAIN;
}
- xe_gt_mmio_init(gt);
+ err = xe_gt_mmio_init(gt);
+ if (err)
+ return err;
+
xe_guc_comm_init_early(>->uc.guc);
err = xe_gt_sriov_vf_bootstrap(gt);
@@ -740,7 +743,8 @@ static int xe_info_init_early(struct xe_device *xe,
xe->info.has_soc_remapper_sysctrl = desc->has_soc_remapper_sysctrl;
xe->info.has_soc_remapper_telem = desc->has_soc_remapper_telem;
xe->info.has_sriov = xe_configfs_primary_gt_allowed(to_pci_dev(xe->drm.dev)) &&
- desc->has_sriov;
+ desc->has_sriov &&
+ xe->info.gam_tlb_inval_mode == XE_GAM_TLB_INVAL_MODE_DISABLED;
xe->info.skip_guc_pc = desc->skip_guc_pc;
xe->info.skip_mtcfg = desc->skip_mtcfg;
xe->info.skip_pcode = desc->skip_pcode;
@@ -931,6 +935,8 @@ static int xe_info_init(struct xe_device *xe,
xe->info.has_range_tlb_inval = graphics_desc->has_range_tlb_inval;
xe->info.has_ctx_tlb_inval = graphics_desc->has_ctx_tlb_inval;
+ if (xe->info.has_ctx_tlb_inval || IS_SRIOV_VF(xe))
+ xe->info.gam_tlb_inval_mode = XE_GAM_TLB_INVAL_MODE_DISABLED;
xe->info.has_usm = graphics_desc->has_usm;
xe->info.has_64bit_timestamp = graphics_desc->has_64bit_timestamp;
xe->info.has_mem_copy_instr = GRAPHICS_VER(xe) >= 20;
diff --git a/drivers/gpu/drm/xe/xe_tlb_inval.c b/drivers/gpu/drm/xe/xe_tlb_inval.c
index 933f30fb617d..93eaf202f535 100644
--- a/drivers/gpu/drm/xe/xe_tlb_inval.c
+++ b/drivers/gpu/drm/xe/xe_tlb_inval.c
@@ -7,6 +7,7 @@
#include "xe_device_types.h"
#include "xe_force_wake.h"
+#include "xe_gam_tlb_inval.h"
#include "xe_gt_stats.h"
#include "xe_gt_types.h"
#include "xe_guc_ct.h"
@@ -162,8 +163,10 @@ int xe_gt_tlb_inval_init_early(struct xe_gt *gt)
if (IS_ERR(tlb_inval->timeout_wq))
return PTR_ERR(tlb_inval->timeout_wq);
- /* XXX: Blindly setting up backend to GuC */
- xe_guc_tlb_inval_init_early(>->uc.guc, tlb_inval);
+ if (xe->info.gam_tlb_inval_mode != XE_GAM_TLB_INVAL_MODE_DISABLED)
+ xe_gam_tlb_inval_init_early(>->gam_port, tlb_inval);
+ else
+ xe_guc_tlb_inval_init_early(>->uc.guc, tlb_inval);
return drmm_add_action_or_reset(&xe->drm, tlb_inval_fini, tlb_inval);
}
--
2.34.1
^ permalink raw reply related [flat|nested] 4+ messages in thread
* ✗ CI.checkpatch: warning for drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
2026-02-25 20:20 [PATCH] drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling Matthew Brost
@ 2026-02-25 20:26 ` Patchwork
2026-02-25 20:27 ` ✓ CI.KUnit: success " Patchwork
2026-02-25 23:18 ` ✗ Xe.CI.FULL: failure " Patchwork
2 siblings, 0 replies; 4+ messages in thread
From: Patchwork @ 2026-02-25 20:26 UTC (permalink / raw)
To: Matthew Brost; +Cc: intel-xe
== Series Details ==
Series: drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
URL : https://patchwork.freedesktop.org/series/162171/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
1f57ba1afceae32108bd24770069f764d940a0e4
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit f1e20e7e7aba376c1ffd1c66462a103dfe590b7d
Author: Matthew Brost <matthew.brost@intel.com>
Date: Wed Feb 25 12:20:29 2026 -0800
drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
Wire up a new GAM port MMIO mailbox and a GAM-backed TLB
invalidation/page fault ack path, selectable via the module_param_unsafe
gam_tlb_inval_mode. GAM TLB invalidations can be disabled or issued
immediately.
This is intended for profiling/experimentation to compare GuC-mediated
TLB invalidations and page fault responses against the direct GAM port
path and measure the latency/throughput differences. Enabling this is
unsafe (bypasses the normal firmware-mediated flow) and is therefore
disabled by default and incompatible with SR-IOV / ctx TLB inval
configurations.
Bspec: 59311
Assisted-by: Chat-GPT # Documentation
Signed-off-by: Matthew Brost <matthew.brost@intel.com>
+ /mt/dim checkpatch 940d2c5064ed09bca924fd8aa017be99cc745b31 drm-intel
f1e20e7e7aba drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
-:21: WARNING:BAD_SIGN_OFF: Non-standard signature: Assisted-by:
#21:
Assisted-by: Chat-GPT # Documentation
-:21: ERROR:BAD_SIGN_OFF: Unrecognized email address: 'Chat-GPT # Documentation'
#21:
Assisted-by: Chat-GPT # Documentation
-:105: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#105:
new file mode 100644
total: 1 errors, 2 warnings, 0 checks, 835 lines checked
^ permalink raw reply [flat|nested] 4+ messages in thread
* ✓ CI.KUnit: success for drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
2026-02-25 20:20 [PATCH] drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling Matthew Brost
2026-02-25 20:26 ` ✗ CI.checkpatch: warning for " Patchwork
@ 2026-02-25 20:27 ` Patchwork
2026-02-25 23:18 ` ✗ Xe.CI.FULL: failure " Patchwork
2 siblings, 0 replies; 4+ messages in thread
From: Patchwork @ 2026-02-25 20:27 UTC (permalink / raw)
To: Matthew Brost; +Cc: intel-xe
== Series Details ==
Series: drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
URL : https://patchwork.freedesktop.org/series/162171/
State : success
== Summary ==
+ trap cleanup EXIT
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[20:26:07] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[20:26:11] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[20:26:42] Starting KUnit Kernel (1/1)...
[20:26:42] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[20:26:42] ================== guc_buf (11 subtests) ===================
[20:26:42] [PASSED] test_smallest
[20:26:42] [PASSED] test_largest
[20:26:42] [PASSED] test_granular
[20:26:42] [PASSED] test_unique
[20:26:42] [PASSED] test_overlap
[20:26:42] [PASSED] test_reusable
[20:26:42] [PASSED] test_too_big
[20:26:42] [PASSED] test_flush
[20:26:42] [PASSED] test_lookup
[20:26:42] [PASSED] test_data
[20:26:42] [PASSED] test_class
[20:26:42] ===================== [PASSED] guc_buf =====================
[20:26:42] =================== guc_dbm (7 subtests) ===================
[20:26:42] [PASSED] test_empty
[20:26:42] [PASSED] test_default
[20:26:42] ======================== test_size ========================
[20:26:42] [PASSED] 4
[20:26:42] [PASSED] 8
[20:26:42] [PASSED] 32
[20:26:42] [PASSED] 256
[20:26:42] ==================== [PASSED] test_size ====================
[20:26:42] ======================= test_reuse ========================
[20:26:42] [PASSED] 4
[20:26:42] [PASSED] 8
[20:26:42] [PASSED] 32
[20:26:42] [PASSED] 256
[20:26:42] =================== [PASSED] test_reuse ====================
[20:26:42] =================== test_range_overlap ====================
[20:26:42] [PASSED] 4
[20:26:42] [PASSED] 8
[20:26:42] [PASSED] 32
[20:26:42] [PASSED] 256
[20:26:42] =============== [PASSED] test_range_overlap ================
[20:26:42] =================== test_range_compact ====================
[20:26:42] [PASSED] 4
[20:26:42] [PASSED] 8
[20:26:42] [PASSED] 32
[20:26:42] [PASSED] 256
[20:26:42] =============== [PASSED] test_range_compact ================
[20:26:42] ==================== test_range_spare =====================
[20:26:42] [PASSED] 4
[20:26:42] [PASSED] 8
[20:26:42] [PASSED] 32
[20:26:42] [PASSED] 256
[20:26:42] ================ [PASSED] test_range_spare =================
[20:26:42] ===================== [PASSED] guc_dbm =====================
[20:26:42] =================== guc_idm (6 subtests) ===================
[20:26:42] [PASSED] bad_init
[20:26:42] [PASSED] no_init
[20:26:42] [PASSED] init_fini
[20:26:42] [PASSED] check_used
[20:26:42] [PASSED] check_quota
[20:26:42] [PASSED] check_all
[20:26:42] ===================== [PASSED] guc_idm =====================
[20:26:42] ================== no_relay (3 subtests) ===================
[20:26:42] [PASSED] xe_drops_guc2pf_if_not_ready
[20:26:42] [PASSED] xe_drops_guc2vf_if_not_ready
[20:26:42] [PASSED] xe_rejects_send_if_not_ready
[20:26:42] ==================== [PASSED] no_relay =====================
[20:26:42] ================== pf_relay (14 subtests) ==================
[20:26:42] [PASSED] pf_rejects_guc2pf_too_short
[20:26:42] [PASSED] pf_rejects_guc2pf_too_long
[20:26:42] [PASSED] pf_rejects_guc2pf_no_payload
[20:26:42] [PASSED] pf_fails_no_payload
[20:26:42] [PASSED] pf_fails_bad_origin
[20:26:42] [PASSED] pf_fails_bad_type
[20:26:42] [PASSED] pf_txn_reports_error
[20:26:42] [PASSED] pf_txn_sends_pf2guc
[20:26:42] [PASSED] pf_sends_pf2guc
[20:26:42] [SKIPPED] pf_loopback_nop
[20:26:42] [SKIPPED] pf_loopback_echo
[20:26:42] [SKIPPED] pf_loopback_fail
[20:26:42] [SKIPPED] pf_loopback_busy
[20:26:42] [SKIPPED] pf_loopback_retry
[20:26:42] ==================== [PASSED] pf_relay =====================
[20:26:42] ================== vf_relay (3 subtests) ===================
[20:26:42] [PASSED] vf_rejects_guc2vf_too_short
[20:26:42] [PASSED] vf_rejects_guc2vf_too_long
[20:26:42] [PASSED] vf_rejects_guc2vf_no_payload
[20:26:42] ==================== [PASSED] vf_relay =====================
[20:26:42] ================ pf_gt_config (9 subtests) =================
[20:26:42] [PASSED] fair_contexts_1vf
[20:26:42] [PASSED] fair_doorbells_1vf
[20:26:42] [PASSED] fair_ggtt_1vf
[20:26:42] ====================== fair_vram_1vf ======================
[20:26:42] [PASSED] 3.50 GiB
[20:26:42] [PASSED] 11.5 GiB
[20:26:42] [PASSED] 15.5 GiB
[20:26:42] [PASSED] 31.5 GiB
[20:26:42] [PASSED] 63.5 GiB
[20:26:42] [PASSED] 13.9 GiB
[20:26:42] ================== [PASSED] fair_vram_1vf ==================
[20:26:42] ================ fair_vram_1vf_admin_only =================
[20:26:42] [PASSED] 3.50 GiB
[20:26:42] [PASSED] 11.5 GiB
[20:26:42] [PASSED] 15.5 GiB
[20:26:42] [PASSED] 31.5 GiB
[20:26:42] [PASSED] 63.5 GiB
[20:26:42] [PASSED] 13.9 GiB
[20:26:42] ============ [PASSED] fair_vram_1vf_admin_only =============
[20:26:42] ====================== fair_contexts ======================
[20:26:42] [PASSED] 1 VF
[20:26:42] [PASSED] 2 VFs
[20:26:42] [PASSED] 3 VFs
[20:26:42] [PASSED] 4 VFs
[20:26:42] [PASSED] 5 VFs
[20:26:42] [PASSED] 6 VFs
[20:26:42] [PASSED] 7 VFs
[20:26:42] [PASSED] 8 VFs
[20:26:42] [PASSED] 9 VFs
[20:26:42] [PASSED] 10 VFs
[20:26:42] [PASSED] 11 VFs
[20:26:42] [PASSED] 12 VFs
[20:26:42] [PASSED] 13 VFs
[20:26:42] [PASSED] 14 VFs
[20:26:42] [PASSED] 15 VFs
[20:26:42] [PASSED] 16 VFs
[20:26:42] [PASSED] 17 VFs
[20:26:42] [PASSED] 18 VFs
[20:26:42] [PASSED] 19 VFs
[20:26:42] [PASSED] 20 VFs
[20:26:42] [PASSED] 21 VFs
[20:26:42] [PASSED] 22 VFs
[20:26:42] [PASSED] 23 VFs
[20:26:42] [PASSED] 24 VFs
[20:26:42] [PASSED] 25 VFs
[20:26:42] [PASSED] 26 VFs
[20:26:42] [PASSED] 27 VFs
[20:26:42] [PASSED] 28 VFs
[20:26:42] [PASSED] 29 VFs
[20:26:42] [PASSED] 30 VFs
[20:26:42] [PASSED] 31 VFs
[20:26:42] [PASSED] 32 VFs
[20:26:42] [PASSED] 33 VFs
[20:26:42] [PASSED] 34 VFs
[20:26:42] [PASSED] 35 VFs
[20:26:42] [PASSED] 36 VFs
[20:26:42] [PASSED] 37 VFs
[20:26:42] [PASSED] 38 VFs
[20:26:42] [PASSED] 39 VFs
[20:26:42] [PASSED] 40 VFs
[20:26:42] [PASSED] 41 VFs
[20:26:42] [PASSED] 42 VFs
[20:26:42] [PASSED] 43 VFs
[20:26:42] [PASSED] 44 VFs
[20:26:42] [PASSED] 45 VFs
[20:26:42] [PASSED] 46 VFs
[20:26:42] [PASSED] 47 VFs
[20:26:42] [PASSED] 48 VFs
[20:26:42] [PASSED] 49 VFs
[20:26:42] [PASSED] 50 VFs
[20:26:42] [PASSED] 51 VFs
[20:26:42] [PASSED] 52 VFs
[20:26:42] [PASSED] 53 VFs
[20:26:42] [PASSED] 54 VFs
[20:26:42] [PASSED] 55 VFs
[20:26:42] [PASSED] 56 VFs
[20:26:42] [PASSED] 57 VFs
[20:26:42] [PASSED] 58 VFs
[20:26:42] [PASSED] 59 VFs
[20:26:42] [PASSED] 60 VFs
[20:26:42] [PASSED] 61 VFs
[20:26:42] [PASSED] 62 VFs
[20:26:42] [PASSED] 63 VFs
[20:26:42] ================== [PASSED] fair_contexts ==================
[20:26:42] ===================== fair_doorbells ======================
[20:26:42] [PASSED] 1 VF
[20:26:42] [PASSED] 2 VFs
[20:26:42] [PASSED] 3 VFs
[20:26:42] [PASSED] 4 VFs
[20:26:42] [PASSED] 5 VFs
[20:26:42] [PASSED] 6 VFs
[20:26:42] [PASSED] 7 VFs
[20:26:42] [PASSED] 8 VFs
[20:26:42] [PASSED] 9 VFs
[20:26:42] [PASSED] 10 VFs
[20:26:42] [PASSED] 11 VFs
[20:26:42] [PASSED] 12 VFs
[20:26:42] [PASSED] 13 VFs
[20:26:42] [PASSED] 14 VFs
[20:26:42] [PASSED] 15 VFs
[20:26:42] [PASSED] 16 VFs
[20:26:42] [PASSED] 17 VFs
[20:26:42] [PASSED] 18 VFs
[20:26:42] [PASSED] 19 VFs
[20:26:42] [PASSED] 20 VFs
[20:26:42] [PASSED] 21 VFs
[20:26:42] [PASSED] 22 VFs
[20:26:42] [PASSED] 23 VFs
[20:26:42] [PASSED] 24 VFs
[20:26:42] [PASSED] 25 VFs
[20:26:42] [PASSED] 26 VFs
[20:26:42] [PASSED] 27 VFs
[20:26:42] [PASSED] 28 VFs
[20:26:42] [PASSED] 29 VFs
[20:26:42] [PASSED] 30 VFs
[20:26:42] [PASSED] 31 VFs
[20:26:42] [PASSED] 32 VFs
[20:26:42] [PASSED] 33 VFs
[20:26:42] [PASSED] 34 VFs
[20:26:42] [PASSED] 35 VFs
[20:26:42] [PASSED] 36 VFs
[20:26:42] [PASSED] 37 VFs
[20:26:42] [PASSED] 38 VFs
[20:26:42] [PASSED] 39 VFs
[20:26:42] [PASSED] 40 VFs
[20:26:42] [PASSED] 41 VFs
[20:26:42] [PASSED] 42 VFs
[20:26:42] [PASSED] 43 VFs
[20:26:42] [PASSED] 44 VFs
[20:26:42] [PASSED] 45 VFs
[20:26:42] [PASSED] 46 VFs
[20:26:42] [PASSED] 47 VFs
[20:26:42] [PASSED] 48 VFs
[20:26:42] [PASSED] 49 VFs
[20:26:42] [PASSED] 50 VFs
[20:26:42] [PASSED] 51 VFs
[20:26:42] [PASSED] 52 VFs
[20:26:42] [PASSED] 53 VFs
[20:26:42] [PASSED] 54 VFs
[20:26:42] [PASSED] 55 VFs
[20:26:42] [PASSED] 56 VFs
[20:26:42] [PASSED] 57 VFs
[20:26:42] [PASSED] 58 VFs
[20:26:42] [PASSED] 59 VFs
[20:26:42] [PASSED] 60 VFs
[20:26:42] [PASSED] 61 VFs
[20:26:42] [PASSED] 62 VFs
[20:26:42] [PASSED] 63 VFs
[20:26:42] ================= [PASSED] fair_doorbells ==================
[20:26:42] ======================== fair_ggtt ========================
[20:26:42] [PASSED] 1 VF
[20:26:42] [PASSED] 2 VFs
[20:26:42] [PASSED] 3 VFs
[20:26:42] [PASSED] 4 VFs
[20:26:42] [PASSED] 5 VFs
[20:26:42] [PASSED] 6 VFs
[20:26:42] [PASSED] 7 VFs
[20:26:42] [PASSED] 8 VFs
[20:26:42] [PASSED] 9 VFs
[20:26:42] [PASSED] 10 VFs
[20:26:42] [PASSED] 11 VFs
[20:26:42] [PASSED] 12 VFs
[20:26:42] [PASSED] 13 VFs
[20:26:42] [PASSED] 14 VFs
[20:26:42] [PASSED] 15 VFs
[20:26:42] [PASSED] 16 VFs
[20:26:42] [PASSED] 17 VFs
[20:26:42] [PASSED] 18 VFs
[20:26:42] [PASSED] 19 VFs
[20:26:42] [PASSED] 20 VFs
[20:26:42] [PASSED] 21 VFs
[20:26:42] [PASSED] 22 VFs
[20:26:42] [PASSED] 23 VFs
[20:26:42] [PASSED] 24 VFs
[20:26:42] [PASSED] 25 VFs
[20:26:42] [PASSED] 26 VFs
[20:26:42] [PASSED] 27 VFs
[20:26:42] [PASSED] 28 VFs
[20:26:42] [PASSED] 29 VFs
[20:26:42] [PASSED] 30 VFs
[20:26:42] [PASSED] 31 VFs
[20:26:42] [PASSED] 32 VFs
[20:26:42] [PASSED] 33 VFs
[20:26:42] [PASSED] 34 VFs
[20:26:42] [PASSED] 35 VFs
[20:26:42] [PASSED] 36 VFs
[20:26:42] [PASSED] 37 VFs
[20:26:42] [PASSED] 38 VFs
[20:26:42] [PASSED] 39 VFs
[20:26:42] [PASSED] 40 VFs
[20:26:42] [PASSED] 41 VFs
[20:26:42] [PASSED] 42 VFs
[20:26:42] [PASSED] 43 VFs
[20:26:42] [PASSED] 44 VFs
[20:26:42] [PASSED] 45 VFs
[20:26:42] [PASSED] 46 VFs
[20:26:42] [PASSED] 47 VFs
[20:26:42] [PASSED] 48 VFs
[20:26:42] [PASSED] 49 VFs
[20:26:42] [PASSED] 50 VFs
[20:26:42] [PASSED] 51 VFs
[20:26:42] [PASSED] 52 VFs
[20:26:42] [PASSED] 53 VFs
[20:26:42] [PASSED] 54 VFs
[20:26:42] [PASSED] 55 VFs
[20:26:42] [PASSED] 56 VFs
[20:26:42] [PASSED] 57 VFs
[20:26:42] [PASSED] 58 VFs
[20:26:42] [PASSED] 59 VFs
[20:26:42] [PASSED] 60 VFs
[20:26:42] [PASSED] 61 VFs
[20:26:42] [PASSED] 62 VFs
[20:26:42] [PASSED] 63 VFs
[20:26:42] ==================== [PASSED] fair_ggtt ====================
[20:26:42] ======================== fair_vram ========================
[20:26:42] [PASSED] 1 VF
[20:26:42] [PASSED] 2 VFs
[20:26:42] [PASSED] 3 VFs
[20:26:42] [PASSED] 4 VFs
[20:26:42] [PASSED] 5 VFs
[20:26:42] [PASSED] 6 VFs
[20:26:42] [PASSED] 7 VFs
[20:26:42] [PASSED] 8 VFs
[20:26:42] [PASSED] 9 VFs
[20:26:42] [PASSED] 10 VFs
[20:26:42] [PASSED] 11 VFs
[20:26:42] [PASSED] 12 VFs
[20:26:42] [PASSED] 13 VFs
[20:26:42] [PASSED] 14 VFs
[20:26:42] [PASSED] 15 VFs
[20:26:42] [PASSED] 16 VFs
[20:26:42] [PASSED] 17 VFs
[20:26:42] [PASSED] 18 VFs
[20:26:42] [PASSED] 19 VFs
[20:26:42] [PASSED] 20 VFs
[20:26:42] [PASSED] 21 VFs
[20:26:42] [PASSED] 22 VFs
[20:26:42] [PASSED] 23 VFs
[20:26:42] [PASSED] 24 VFs
[20:26:42] [PASSED] 25 VFs
[20:26:42] [PASSED] 26 VFs
[20:26:42] [PASSED] 27 VFs
[20:26:42] [PASSED] 28 VFs
[20:26:42] [PASSED] 29 VFs
[20:26:42] [PASSED] 30 VFs
[20:26:42] [PASSED] 31 VFs
[20:26:42] [PASSED] 32 VFs
[20:26:42] [PASSED] 33 VFs
[20:26:42] [PASSED] 34 VFs
[20:26:42] [PASSED] 35 VFs
[20:26:42] [PASSED] 36 VFs
[20:26:42] [PASSED] 37 VFs
[20:26:42] [PASSED] 38 VFs
[20:26:42] [PASSED] 39 VFs
[20:26:42] [PASSED] 40 VFs
[20:26:42] [PASSED] 41 VFs
[20:26:42] [PASSED] 42 VFs
[20:26:42] [PASSED] 43 VFs
[20:26:42] [PASSED] 44 VFs
[20:26:42] [PASSED] 45 VFs
[20:26:42] [PASSED] 46 VFs
[20:26:42] [PASSED] 47 VFs
[20:26:42] [PASSED] 48 VFs
[20:26:42] [PASSED] 49 VFs
[20:26:42] [PASSED] 50 VFs
[20:26:42] [PASSED] 51 VFs
[20:26:42] [PASSED] 52 VFs
[20:26:42] [PASSED] 53 VFs
[20:26:42] [PASSED] 54 VFs
[20:26:42] [PASSED] 55 VFs
[20:26:42] [PASSED] 56 VFs
[20:26:42] [PASSED] 57 VFs
[20:26:42] [PASSED] 58 VFs
[20:26:42] [PASSED] 59 VFs
[20:26:42] [PASSED] 60 VFs
[20:26:42] [PASSED] 61 VFs
[20:26:42] [PASSED] 62 VFs
[20:26:42] [PASSED] 63 VFs
[20:26:42] ==================== [PASSED] fair_vram ====================
[20:26:42] ================== [PASSED] pf_gt_config ===================
[20:26:42] ===================== lmtt (1 subtest) =====================
[20:26:42] ======================== test_ops =========================
[20:26:42] [PASSED] 2-level
[20:26:42] [PASSED] multi-level
[20:26:42] ==================== [PASSED] test_ops =====================
[20:26:42] ====================== [PASSED] lmtt =======================
[20:26:42] ================= pf_service (11 subtests) =================
[20:26:42] [PASSED] pf_negotiate_any
[20:26:42] [PASSED] pf_negotiate_base_match
[20:26:42] [PASSED] pf_negotiate_base_newer
[20:26:42] [PASSED] pf_negotiate_base_next
[20:26:42] [SKIPPED] pf_negotiate_base_older
[20:26:42] [PASSED] pf_negotiate_base_prev
[20:26:42] [PASSED] pf_negotiate_latest_match
[20:26:42] [PASSED] pf_negotiate_latest_newer
[20:26:42] [PASSED] pf_negotiate_latest_next
[20:26:42] [SKIPPED] pf_negotiate_latest_older
[20:26:42] [SKIPPED] pf_negotiate_latest_prev
[20:26:42] =================== [PASSED] pf_service ====================
[20:26:42] ================= xe_guc_g2g (2 subtests) ==================
[20:26:42] ============== xe_live_guc_g2g_kunit_default ==============
[20:26:42] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[20:26:42] ============== xe_live_guc_g2g_kunit_allmem ===============
[20:26:42] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[20:26:42] =================== [SKIPPED] xe_guc_g2g ===================
[20:26:42] =================== xe_mocs (2 subtests) ===================
[20:26:42] ================ xe_live_mocs_kernel_kunit ================
[20:26:42] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[20:26:42] ================ xe_live_mocs_reset_kunit =================
[20:26:42] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[20:26:42] ==================== [SKIPPED] xe_mocs =====================
[20:26:42] ================= xe_migrate (2 subtests) ==================
[20:26:42] ================= xe_migrate_sanity_kunit =================
[20:26:42] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[20:26:42] ================== xe_validate_ccs_kunit ==================
[20:26:42] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[20:26:42] =================== [SKIPPED] xe_migrate ===================
[20:26:42] ================== xe_dma_buf (1 subtest) ==================
[20:26:42] ==================== xe_dma_buf_kunit =====================
[20:26:42] ================ [SKIPPED] xe_dma_buf_kunit ================
[20:26:42] =================== [SKIPPED] xe_dma_buf ===================
[20:26:42] ================= xe_bo_shrink (1 subtest) =================
[20:26:42] =================== xe_bo_shrink_kunit ====================
[20:26:42] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[20:26:42] ================== [SKIPPED] xe_bo_shrink ==================
[20:26:42] ==================== xe_bo (2 subtests) ====================
[20:26:42] ================== xe_ccs_migrate_kunit ===================
[20:26:42] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[20:26:42] ==================== xe_bo_evict_kunit ====================
[20:26:42] =============== [SKIPPED] xe_bo_evict_kunit ================
[20:26:42] ===================== [SKIPPED] xe_bo ======================
[20:26:42] ==================== args (13 subtests) ====================
[20:26:42] [PASSED] count_args_test
[20:26:42] [PASSED] call_args_example
[20:26:42] [PASSED] call_args_test
[20:26:42] [PASSED] drop_first_arg_example
[20:26:42] [PASSED] drop_first_arg_test
[20:26:42] [PASSED] first_arg_example
[20:26:42] [PASSED] first_arg_test
[20:26:42] [PASSED] last_arg_example
[20:26:42] [PASSED] last_arg_test
[20:26:42] [PASSED] pick_arg_example
[20:26:42] [PASSED] if_args_example
[20:26:42] [PASSED] if_args_test
[20:26:42] [PASSED] sep_comma_example
[20:26:42] ====================== [PASSED] args =======================
[20:26:42] =================== xe_pci (3 subtests) ====================
[20:26:42] ==================== check_graphics_ip ====================
[20:26:42] [PASSED] 12.00 Xe_LP
[20:26:42] [PASSED] 12.10 Xe_LP+
[20:26:42] [PASSED] 12.55 Xe_HPG
[20:26:42] [PASSED] 12.60 Xe_HPC
[20:26:42] [PASSED] 12.70 Xe_LPG
[20:26:42] [PASSED] 12.71 Xe_LPG
[20:26:42] [PASSED] 12.74 Xe_LPG+
[20:26:42] [PASSED] 20.01 Xe2_HPG
[20:26:42] [PASSED] 20.02 Xe2_HPG
[20:26:42] [PASSED] 20.04 Xe2_LPG
[20:26:42] [PASSED] 30.00 Xe3_LPG
[20:26:42] [PASSED] 30.01 Xe3_LPG
[20:26:42] [PASSED] 30.03 Xe3_LPG
[20:26:42] [PASSED] 30.04 Xe3_LPG
[20:26:42] [PASSED] 30.05 Xe3_LPG
[20:26:42] [PASSED] 35.10 Xe3p_LPG
[20:26:42] [PASSED] 35.11 Xe3p_XPC
[20:26:42] ================ [PASSED] check_graphics_ip ================
[20:26:42] ===================== check_media_ip ======================
[20:26:42] [PASSED] 12.00 Xe_M
[20:26:42] [PASSED] 12.55 Xe_HPM
[20:26:42] [PASSED] 13.00 Xe_LPM+
[20:26:42] [PASSED] 13.01 Xe2_HPM
[20:26:42] [PASSED] 20.00 Xe2_LPM
[20:26:42] [PASSED] 30.00 Xe3_LPM
[20:26:42] [PASSED] 30.02 Xe3_LPM
[20:26:42] [PASSED] 35.00 Xe3p_LPM
[20:26:42] [PASSED] 35.03 Xe3p_HPM
[20:26:42] ================= [PASSED] check_media_ip ==================
[20:26:42] =================== check_platform_desc ===================
[20:26:42] [PASSED] 0x9A60 (TIGERLAKE)
[20:26:42] [PASSED] 0x9A68 (TIGERLAKE)
[20:26:42] [PASSED] 0x9A70 (TIGERLAKE)
[20:26:42] [PASSED] 0x9A40 (TIGERLAKE)
[20:26:42] [PASSED] 0x9A49 (TIGERLAKE)
[20:26:42] [PASSED] 0x9A59 (TIGERLAKE)
[20:26:42] [PASSED] 0x9A78 (TIGERLAKE)
[20:26:42] [PASSED] 0x9AC0 (TIGERLAKE)
[20:26:42] [PASSED] 0x9AC9 (TIGERLAKE)
[20:26:42] [PASSED] 0x9AD9 (TIGERLAKE)
[20:26:42] [PASSED] 0x9AF8 (TIGERLAKE)
[20:26:42] [PASSED] 0x4C80 (ROCKETLAKE)
[20:26:42] [PASSED] 0x4C8A (ROCKETLAKE)
[20:26:42] [PASSED] 0x4C8B (ROCKETLAKE)
[20:26:42] [PASSED] 0x4C8C (ROCKETLAKE)
[20:26:42] [PASSED] 0x4C90 (ROCKETLAKE)
[20:26:42] [PASSED] 0x4C9A (ROCKETLAKE)
[20:26:42] [PASSED] 0x4680 (ALDERLAKE_S)
[20:26:42] [PASSED] 0x4682 (ALDERLAKE_S)
[20:26:42] [PASSED] 0x4688 (ALDERLAKE_S)
[20:26:42] [PASSED] 0x468A (ALDERLAKE_S)
[20:26:42] [PASSED] 0x468B (ALDERLAKE_S)
[20:26:42] [PASSED] 0x4690 (ALDERLAKE_S)
[20:26:42] [PASSED] 0x4692 (ALDERLAKE_S)
[20:26:42] [PASSED] 0x4693 (ALDERLAKE_S)
[20:26:42] [PASSED] 0x46A0 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46A1 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46A2 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46A3 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46A6 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46A8 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46AA (ALDERLAKE_P)
[20:26:42] [PASSED] 0x462A (ALDERLAKE_P)
[20:26:42] [PASSED] 0x4626 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x4628 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46B0 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46B1 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46B2 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46B3 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46C0 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46C1 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46C2 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46C3 (ALDERLAKE_P)
[20:26:42] [PASSED] 0x46D0 (ALDERLAKE_N)
[20:26:42] [PASSED] 0x46D1 (ALDERLAKE_N)
[20:26:42] [PASSED] 0x46D2 (ALDERLAKE_N)
[20:26:42] [PASSED] 0x46D3 (ALDERLAKE_N)
[20:26:42] [PASSED] 0x46D4 (ALDERLAKE_N)
[20:26:42] [PASSED] 0xA721 (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7A1 (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7A9 (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7AC (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7AD (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA720 (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7A0 (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7A8 (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7AA (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA7AB (ALDERLAKE_P)
[20:26:42] [PASSED] 0xA780 (ALDERLAKE_S)
[20:26:42] [PASSED] 0xA781 (ALDERLAKE_S)
[20:26:42] [PASSED] 0xA782 (ALDERLAKE_S)
[20:26:42] [PASSED] 0xA783 (ALDERLAKE_S)
[20:26:42] [PASSED] 0xA788 (ALDERLAKE_S)
[20:26:42] [PASSED] 0xA789 (ALDERLAKE_S)
[20:26:42] [PASSED] 0xA78A (ALDERLAKE_S)
[20:26:42] [PASSED] 0xA78B (ALDERLAKE_S)
[20:26:42] [PASSED] 0x4905 (DG1)
[20:26:42] [PASSED] 0x4906 (DG1)
[20:26:42] [PASSED] 0x4907 (DG1)
[20:26:42] [PASSED] 0x4908 (DG1)
[20:26:42] [PASSED] 0x4909 (DG1)
[20:26:42] [PASSED] 0x56C0 (DG2)
[20:26:42] [PASSED] 0x56C2 (DG2)
[20:26:42] [PASSED] 0x56C1 (DG2)
[20:26:42] [PASSED] 0x7D51 (METEORLAKE)
[20:26:42] [PASSED] 0x7DD1 (METEORLAKE)
[20:26:42] [PASSED] 0x7D41 (METEORLAKE)
[20:26:42] [PASSED] 0x7D67 (METEORLAKE)
[20:26:42] [PASSED] 0xB640 (METEORLAKE)
[20:26:42] [PASSED] 0x56A0 (DG2)
[20:26:42] [PASSED] 0x56A1 (DG2)
[20:26:42] [PASSED] 0x56A2 (DG2)
[20:26:42] [PASSED] 0x56BE (DG2)
[20:26:42] [PASSED] 0x56BF (DG2)
[20:26:42] [PASSED] 0x5690 (DG2)
[20:26:42] [PASSED] 0x5691 (DG2)
[20:26:42] [PASSED] 0x5692 (DG2)
[20:26:42] [PASSED] 0x56A5 (DG2)
[20:26:42] [PASSED] 0x56A6 (DG2)
[20:26:42] [PASSED] 0x56B0 (DG2)
[20:26:42] [PASSED] 0x56B1 (DG2)
[20:26:42] [PASSED] 0x56BA (DG2)
[20:26:42] [PASSED] 0x56BB (DG2)
[20:26:42] [PASSED] 0x56BC (DG2)
[20:26:42] [PASSED] 0x56BD (DG2)
[20:26:42] [PASSED] 0x5693 (DG2)
[20:26:42] [PASSED] 0x5694 (DG2)
[20:26:42] [PASSED] 0x5695 (DG2)
[20:26:42] [PASSED] 0x56A3 (DG2)
[20:26:42] [PASSED] 0x56A4 (DG2)
[20:26:42] [PASSED] 0x56B2 (DG2)
[20:26:42] [PASSED] 0x56B3 (DG2)
[20:26:42] [PASSED] 0x5696 (DG2)
[20:26:42] [PASSED] 0x5697 (DG2)
[20:26:42] [PASSED] 0xB69 (PVC)
[20:26:42] [PASSED] 0xB6E (PVC)
[20:26:42] [PASSED] 0xBD4 (PVC)
[20:26:42] [PASSED] 0xBD5 (PVC)
[20:26:42] [PASSED] 0xBD6 (PVC)
[20:26:42] [PASSED] 0xBD7 (PVC)
[20:26:42] [PASSED] 0xBD8 (PVC)
[20:26:42] [PASSED] 0xBD9 (PVC)
[20:26:42] [PASSED] 0xBDA (PVC)
[20:26:42] [PASSED] 0xBDB (PVC)
[20:26:42] [PASSED] 0xBE0 (PVC)
[20:26:42] [PASSED] 0xBE1 (PVC)
[20:26:42] [PASSED] 0xBE5 (PVC)
[20:26:42] [PASSED] 0x7D40 (METEORLAKE)
[20:26:42] [PASSED] 0x7D45 (METEORLAKE)
[20:26:42] [PASSED] 0x7D55 (METEORLAKE)
[20:26:42] [PASSED] 0x7D60 (METEORLAKE)
[20:26:42] [PASSED] 0x7DD5 (METEORLAKE)
[20:26:42] [PASSED] 0x6420 (LUNARLAKE)
[20:26:42] [PASSED] 0x64A0 (LUNARLAKE)
[20:26:42] [PASSED] 0x64B0 (LUNARLAKE)
[20:26:42] [PASSED] 0xE202 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE209 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE20B (BATTLEMAGE)
[20:26:42] [PASSED] 0xE20C (BATTLEMAGE)
[20:26:42] [PASSED] 0xE20D (BATTLEMAGE)
[20:26:42] [PASSED] 0xE210 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE211 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE212 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE216 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE220 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE221 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE222 (BATTLEMAGE)
[20:26:42] [PASSED] 0xE223 (BATTLEMAGE)
[20:26:42] [PASSED] 0xB080 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB081 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB082 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB083 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB084 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB085 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB086 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB087 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB08F (PANTHERLAKE)
[20:26:42] [PASSED] 0xB090 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB0A0 (PANTHERLAKE)
[20:26:42] [PASSED] 0xB0B0 (PANTHERLAKE)
[20:26:42] [PASSED] 0xFD80 (PANTHERLAKE)
[20:26:42] [PASSED] 0xFD81 (PANTHERLAKE)
[20:26:42] [PASSED] 0xD740 (NOVALAKE_S)
[20:26:42] [PASSED] 0xD741 (NOVALAKE_S)
[20:26:42] [PASSED] 0xD742 (NOVALAKE_S)
[20:26:42] [PASSED] 0xD743 (NOVALAKE_S)
[20:26:42] [PASSED] 0xD744 (NOVALAKE_S)
[20:26:42] [PASSED] 0xD745 (NOVALAKE_S)
[20:26:42] [PASSED] 0x674C (CRESCENTISLAND)
[20:26:42] [PASSED] 0xD750 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD751 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD752 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD753 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD754 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD755 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD756 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD757 (NOVALAKE_P)
[20:26:42] [PASSED] 0xD75F (NOVALAKE_P)
[20:26:42] =============== [PASSED] check_platform_desc ===============
[20:26:42] ===================== [PASSED] xe_pci ======================
[20:26:42] =================== xe_rtp (2 subtests) ====================
[20:26:42] =============== xe_rtp_process_to_sr_tests ================
[20:26:42] [PASSED] coalesce-same-reg
[20:26:42] [PASSED] no-match-no-add
[20:26:42] [PASSED] match-or
[20:26:42] [PASSED] match-or-xfail
[20:26:42] [PASSED] no-match-no-add-multiple-rules
[20:26:42] [PASSED] two-regs-two-entries
[20:26:42] [PASSED] clr-one-set-other
[20:26:42] [PASSED] set-field
[20:26:42] [PASSED] conflict-duplicate
stty: 'standard input': Inappropriate ioctl for device
[20:26:42] [PASSED] conflict-not-disjoint
[20:26:42] [PASSED] conflict-reg-type
[20:26:42] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[20:26:42] ================== xe_rtp_process_tests ===================
[20:26:42] [PASSED] active1
[20:26:42] [PASSED] active2
[20:26:42] [PASSED] active-inactive
[20:26:42] [PASSED] inactive-active
[20:26:42] [PASSED] inactive-1st_or_active-inactive
[20:26:42] [PASSED] inactive-2nd_or_active-inactive
[20:26:42] [PASSED] inactive-last_or_active-inactive
[20:26:42] [PASSED] inactive-no_or_active-inactive
[20:26:42] ============== [PASSED] xe_rtp_process_tests ===============
[20:26:42] ===================== [PASSED] xe_rtp ======================
[20:26:42] ==================== xe_wa (1 subtest) =====================
[20:26:42] ======================== xe_wa_gt =========================
[20:26:42] [PASSED] TIGERLAKE B0
[20:26:42] [PASSED] DG1 A0
[20:26:42] [PASSED] DG1 B0
[20:26:42] [PASSED] ALDERLAKE_S A0
[20:26:42] [PASSED] ALDERLAKE_S B0
[20:26:42] [PASSED] ALDERLAKE_S C0
[20:26:42] [PASSED] ALDERLAKE_S D0
[20:26:42] [PASSED] ALDERLAKE_P A0
[20:26:42] [PASSED] ALDERLAKE_P B0
[20:26:42] [PASSED] ALDERLAKE_P C0
[20:26:42] [PASSED] ALDERLAKE_S RPLS D0
[20:26:42] [PASSED] ALDERLAKE_P RPLU E0
[20:26:42] [PASSED] DG2 G10 C0
[20:26:42] [PASSED] DG2 G11 B1
[20:26:42] [PASSED] DG2 G12 A1
[20:26:42] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[20:26:42] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[20:26:42] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[20:26:42] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[20:26:42] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[20:26:42] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[20:26:42] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[20:26:42] ==================== [PASSED] xe_wa_gt =====================
[20:26:42] ====================== [PASSED] xe_wa ======================
[20:26:42] ============================================================
[20:26:42] Testing complete. Ran 597 tests: passed: 579, skipped: 18
[20:26:43] Elapsed time: 35.439s total, 4.249s configuring, 30.523s building, 0.622s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[20:26:43] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[20:26:44] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[20:27:09] Starting KUnit Kernel (1/1)...
[20:27:09] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[20:27:09] ============ drm_test_pick_cmdline (2 subtests) ============
[20:27:09] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[20:27:09] =============== drm_test_pick_cmdline_named ===============
[20:27:09] [PASSED] NTSC
[20:27:09] [PASSED] NTSC-J
[20:27:09] [PASSED] PAL
[20:27:09] [PASSED] PAL-M
[20:27:09] =========== [PASSED] drm_test_pick_cmdline_named ===========
[20:27:09] ============== [PASSED] drm_test_pick_cmdline ==============
[20:27:09] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[20:27:09] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[20:27:09] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[20:27:09] =========== drm_validate_clone_mode (2 subtests) ===========
[20:27:09] ============== drm_test_check_in_clone_mode ===============
[20:27:09] [PASSED] in_clone_mode
[20:27:09] [PASSED] not_in_clone_mode
[20:27:09] ========== [PASSED] drm_test_check_in_clone_mode ===========
[20:27:09] =============== drm_test_check_valid_clones ===============
[20:27:09] [PASSED] not_in_clone_mode
[20:27:09] [PASSED] valid_clone
[20:27:09] [PASSED] invalid_clone
[20:27:09] =========== [PASSED] drm_test_check_valid_clones ===========
[20:27:09] ============= [PASSED] drm_validate_clone_mode =============
[20:27:09] ============= drm_validate_modeset (1 subtest) =============
[20:27:09] [PASSED] drm_test_check_connector_changed_modeset
[20:27:09] ============== [PASSED] drm_validate_modeset ===============
[20:27:09] ====== drm_test_bridge_get_current_state (2 subtests) ======
[20:27:09] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[20:27:09] [PASSED] drm_test_drm_bridge_get_current_state_legacy
[20:27:09] ======== [PASSED] drm_test_bridge_get_current_state ========
[20:27:09] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[20:27:09] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[20:27:09] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[20:27:09] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy
[20:27:09] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[20:27:09] ============== drm_bridge_alloc (2 subtests) ===============
[20:27:09] [PASSED] drm_test_drm_bridge_alloc_basic
[20:27:09] [PASSED] drm_test_drm_bridge_alloc_get_put
[20:27:09] ================ [PASSED] drm_bridge_alloc =================
[20:27:09] ============= drm_cmdline_parser (40 subtests) =============
[20:27:09] [PASSED] drm_test_cmdline_force_d_only
[20:27:09] [PASSED] drm_test_cmdline_force_D_only_dvi
[20:27:09] [PASSED] drm_test_cmdline_force_D_only_hdmi
[20:27:09] [PASSED] drm_test_cmdline_force_D_only_not_digital
[20:27:09] [PASSED] drm_test_cmdline_force_e_only
[20:27:09] [PASSED] drm_test_cmdline_res
[20:27:09] [PASSED] drm_test_cmdline_res_vesa
[20:27:09] [PASSED] drm_test_cmdline_res_vesa_rblank
[20:27:09] [PASSED] drm_test_cmdline_res_rblank
[20:27:09] [PASSED] drm_test_cmdline_res_bpp
[20:27:09] [PASSED] drm_test_cmdline_res_refresh
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[20:27:09] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[20:27:09] [PASSED] drm_test_cmdline_res_margins_force_on
[20:27:09] [PASSED] drm_test_cmdline_res_vesa_margins
[20:27:09] [PASSED] drm_test_cmdline_name
[20:27:09] [PASSED] drm_test_cmdline_name_bpp
[20:27:09] [PASSED] drm_test_cmdline_name_option
[20:27:09] [PASSED] drm_test_cmdline_name_bpp_option
[20:27:09] [PASSED] drm_test_cmdline_rotate_0
[20:27:09] [PASSED] drm_test_cmdline_rotate_90
[20:27:09] [PASSED] drm_test_cmdline_rotate_180
[20:27:09] [PASSED] drm_test_cmdline_rotate_270
[20:27:09] [PASSED] drm_test_cmdline_hmirror
[20:27:09] [PASSED] drm_test_cmdline_vmirror
[20:27:09] [PASSED] drm_test_cmdline_margin_options
[20:27:09] [PASSED] drm_test_cmdline_multiple_options
[20:27:09] [PASSED] drm_test_cmdline_bpp_extra_and_option
[20:27:09] [PASSED] drm_test_cmdline_extra_and_option
[20:27:09] [PASSED] drm_test_cmdline_freestanding_options
[20:27:09] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[20:27:09] [PASSED] drm_test_cmdline_panel_orientation
[20:27:09] ================ drm_test_cmdline_invalid =================
[20:27:09] [PASSED] margin_only
[20:27:09] [PASSED] interlace_only
[20:27:09] [PASSED] res_missing_x
[20:27:09] [PASSED] res_missing_y
[20:27:09] [PASSED] res_bad_y
[20:27:09] [PASSED] res_missing_y_bpp
[20:27:09] [PASSED] res_bad_bpp
[20:27:09] [PASSED] res_bad_refresh
[20:27:09] [PASSED] res_bpp_refresh_force_on_off
[20:27:09] [PASSED] res_invalid_mode
[20:27:09] [PASSED] res_bpp_wrong_place_mode
[20:27:09] [PASSED] name_bpp_refresh
[20:27:09] [PASSED] name_refresh
[20:27:09] [PASSED] name_refresh_wrong_mode
[20:27:09] [PASSED] name_refresh_invalid_mode
[20:27:09] [PASSED] rotate_multiple
[20:27:09] [PASSED] rotate_invalid_val
[20:27:09] [PASSED] rotate_truncated
[20:27:09] [PASSED] invalid_option
[20:27:09] [PASSED] invalid_tv_option
[20:27:09] [PASSED] truncated_tv_option
[20:27:09] ============ [PASSED] drm_test_cmdline_invalid =============
[20:27:09] =============== drm_test_cmdline_tv_options ===============
[20:27:09] [PASSED] NTSC
[20:27:09] [PASSED] NTSC_443
[20:27:09] [PASSED] NTSC_J
[20:27:09] [PASSED] PAL
[20:27:09] [PASSED] PAL_M
[20:27:09] [PASSED] PAL_N
[20:27:09] [PASSED] SECAM
[20:27:09] [PASSED] MONO_525
[20:27:09] [PASSED] MONO_625
[20:27:09] =========== [PASSED] drm_test_cmdline_tv_options ===========
[20:27:09] =============== [PASSED] drm_cmdline_parser ================
[20:27:09] ========== drmm_connector_hdmi_init (20 subtests) ==========
[20:27:09] [PASSED] drm_test_connector_hdmi_init_valid
[20:27:09] [PASSED] drm_test_connector_hdmi_init_bpc_8
[20:27:09] [PASSED] drm_test_connector_hdmi_init_bpc_10
[20:27:09] [PASSED] drm_test_connector_hdmi_init_bpc_12
[20:27:09] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[20:27:09] [PASSED] drm_test_connector_hdmi_init_bpc_null
[20:27:09] [PASSED] drm_test_connector_hdmi_init_formats_empty
[20:27:09] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[20:27:09] === drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[20:27:09] [PASSED] supported_formats=0x9 yuv420_allowed=1
[20:27:09] [PASSED] supported_formats=0x9 yuv420_allowed=0
[20:27:09] [PASSED] supported_formats=0x3 yuv420_allowed=1
[20:27:09] [PASSED] supported_formats=0x3 yuv420_allowed=0
[20:27:09] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[20:27:09] [PASSED] drm_test_connector_hdmi_init_null_ddc
[20:27:09] [PASSED] drm_test_connector_hdmi_init_null_product
[20:27:09] [PASSED] drm_test_connector_hdmi_init_null_vendor
[20:27:09] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[20:27:09] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[20:27:09] [PASSED] drm_test_connector_hdmi_init_product_valid
[20:27:09] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[20:27:09] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[20:27:09] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[20:27:09] ========= drm_test_connector_hdmi_init_type_valid =========
[20:27:09] [PASSED] HDMI-A
[20:27:09] [PASSED] HDMI-B
[20:27:09] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[20:27:09] ======== drm_test_connector_hdmi_init_type_invalid ========
[20:27:09] [PASSED] Unknown
[20:27:09] [PASSED] VGA
[20:27:09] [PASSED] DVI-I
[20:27:09] [PASSED] DVI-D
[20:27:09] [PASSED] DVI-A
[20:27:09] [PASSED] Composite
[20:27:09] [PASSED] SVIDEO
[20:27:09] [PASSED] LVDS
[20:27:09] [PASSED] Component
[20:27:09] [PASSED] DIN
[20:27:09] [PASSED] DP
[20:27:09] [PASSED] TV
[20:27:09] [PASSED] eDP
[20:27:09] [PASSED] Virtual
[20:27:09] [PASSED] DSI
[20:27:09] [PASSED] DPI
[20:27:09] [PASSED] Writeback
[20:27:09] [PASSED] SPI
[20:27:09] [PASSED] USB
[20:27:09] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[20:27:09] ============ [PASSED] drmm_connector_hdmi_init =============
[20:27:09] ============= drmm_connector_init (3 subtests) =============
[20:27:09] [PASSED] drm_test_drmm_connector_init
[20:27:09] [PASSED] drm_test_drmm_connector_init_null_ddc
[20:27:09] ========= drm_test_drmm_connector_init_type_valid =========
[20:27:09] [PASSED] Unknown
[20:27:09] [PASSED] VGA
[20:27:09] [PASSED] DVI-I
[20:27:09] [PASSED] DVI-D
[20:27:09] [PASSED] DVI-A
[20:27:09] [PASSED] Composite
[20:27:09] [PASSED] SVIDEO
[20:27:09] [PASSED] LVDS
[20:27:09] [PASSED] Component
[20:27:09] [PASSED] DIN
[20:27:09] [PASSED] DP
[20:27:09] [PASSED] HDMI-A
[20:27:09] [PASSED] HDMI-B
[20:27:09] [PASSED] TV
[20:27:09] [PASSED] eDP
[20:27:09] [PASSED] Virtual
[20:27:09] [PASSED] DSI
[20:27:09] [PASSED] DPI
[20:27:09] [PASSED] Writeback
[20:27:09] [PASSED] SPI
[20:27:09] [PASSED] USB
[20:27:09] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[20:27:09] =============== [PASSED] drmm_connector_init ===============
[20:27:09] ========= drm_connector_dynamic_init (6 subtests) ==========
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_init
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_init_properties
[20:27:09] ===== drm_test_drm_connector_dynamic_init_type_valid ======
[20:27:09] [PASSED] Unknown
[20:27:09] [PASSED] VGA
[20:27:09] [PASSED] DVI-I
[20:27:09] [PASSED] DVI-D
[20:27:09] [PASSED] DVI-A
[20:27:09] [PASSED] Composite
[20:27:09] [PASSED] SVIDEO
[20:27:09] [PASSED] LVDS
[20:27:09] [PASSED] Component
[20:27:09] [PASSED] DIN
[20:27:09] [PASSED] DP
[20:27:09] [PASSED] HDMI-A
[20:27:09] [PASSED] HDMI-B
[20:27:09] [PASSED] TV
[20:27:09] [PASSED] eDP
[20:27:09] [PASSED] Virtual
[20:27:09] [PASSED] DSI
[20:27:09] [PASSED] DPI
[20:27:09] [PASSED] Writeback
[20:27:09] [PASSED] SPI
[20:27:09] [PASSED] USB
[20:27:09] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[20:27:09] ======== drm_test_drm_connector_dynamic_init_name =========
[20:27:09] [PASSED] Unknown
[20:27:09] [PASSED] VGA
[20:27:09] [PASSED] DVI-I
[20:27:09] [PASSED] DVI-D
[20:27:09] [PASSED] DVI-A
[20:27:09] [PASSED] Composite
[20:27:09] [PASSED] SVIDEO
[20:27:09] [PASSED] LVDS
[20:27:09] [PASSED] Component
[20:27:09] [PASSED] DIN
[20:27:09] [PASSED] DP
[20:27:09] [PASSED] HDMI-A
[20:27:09] [PASSED] HDMI-B
[20:27:09] [PASSED] TV
[20:27:09] [PASSED] eDP
[20:27:09] [PASSED] Virtual
[20:27:09] [PASSED] DSI
[20:27:09] [PASSED] DPI
[20:27:09] [PASSED] Writeback
[20:27:09] [PASSED] SPI
[20:27:09] [PASSED] USB
[20:27:09] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[20:27:09] =========== [PASSED] drm_connector_dynamic_init ============
[20:27:09] ==== drm_connector_dynamic_register_early (4 subtests) =====
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[20:27:09] ====== [PASSED] drm_connector_dynamic_register_early =======
[20:27:09] ======= drm_connector_dynamic_register (7 subtests) ========
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[20:27:09] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[20:27:09] ========= [PASSED] drm_connector_dynamic_register ==========
[20:27:09] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[20:27:09] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[20:27:09] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[20:27:09] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[20:27:09] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[20:27:09] ========== drm_test_get_tv_mode_from_name_valid ===========
[20:27:09] [PASSED] NTSC
[20:27:09] [PASSED] NTSC-443
[20:27:09] [PASSED] NTSC-J
[20:27:09] [PASSED] PAL
[20:27:09] [PASSED] PAL-M
[20:27:09] [PASSED] PAL-N
[20:27:09] [PASSED] SECAM
[20:27:09] [PASSED] Mono
[20:27:09] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[20:27:09] [PASSED] drm_test_get_tv_mode_from_name_truncated
[20:27:09] ============ [PASSED] drm_get_tv_mode_from_name ============
[20:27:09] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[20:27:09] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[20:27:09] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[20:27:09] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[20:27:09] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[20:27:09] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[20:27:09] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[20:27:09] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid =
[20:27:09] [PASSED] VIC 96
[20:27:09] [PASSED] VIC 97
[20:27:09] [PASSED] VIC 101
[20:27:09] [PASSED] VIC 102
[20:27:09] [PASSED] VIC 106
[20:27:09] [PASSED] VIC 107
[20:27:09] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[20:27:09] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[20:27:09] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[20:27:09] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[20:27:09] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[20:27:09] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[20:27:09] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[20:27:09] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[20:27:09] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name ====
[20:27:09] [PASSED] Automatic
[20:27:09] [PASSED] Full
[20:27:09] [PASSED] Limited 16:235
[20:27:09] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[20:27:09] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[20:27:09] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[20:27:09] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[20:27:09] === drm_test_drm_hdmi_connector_get_output_format_name ====
[20:27:09] [PASSED] RGB
[20:27:09] [PASSED] YUV 4:2:0
[20:27:09] [PASSED] YUV 4:2:2
[20:27:09] [PASSED] YUV 4:4:4
[20:27:09] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[20:27:09] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[20:27:09] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[20:27:09] ============= drm_damage_helper (21 subtests) ==============
[20:27:09] [PASSED] drm_test_damage_iter_no_damage
[20:27:09] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[20:27:09] [PASSED] drm_test_damage_iter_no_damage_src_moved
[20:27:09] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[20:27:09] [PASSED] drm_test_damage_iter_no_damage_not_visible
[20:27:09] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[20:27:09] [PASSED] drm_test_damage_iter_no_damage_no_fb
[20:27:09] [PASSED] drm_test_damage_iter_simple_damage
[20:27:09] [PASSED] drm_test_damage_iter_single_damage
[20:27:09] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[20:27:09] [PASSED] drm_test_damage_iter_single_damage_outside_src
[20:27:09] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[20:27:09] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[20:27:09] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[20:27:09] [PASSED] drm_test_damage_iter_single_damage_src_moved
[20:27:09] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[20:27:09] [PASSED] drm_test_damage_iter_damage
[20:27:09] [PASSED] drm_test_damage_iter_damage_one_intersect
[20:27:09] [PASSED] drm_test_damage_iter_damage_one_outside
[20:27:09] [PASSED] drm_test_damage_iter_damage_src_moved
[20:27:09] [PASSED] drm_test_damage_iter_damage_not_visible
[20:27:09] ================ [PASSED] drm_damage_helper ================
[20:27:09] ============== drm_dp_mst_helper (3 subtests) ==============
[20:27:09] ============== drm_test_dp_mst_calc_pbn_mode ==============
[20:27:09] [PASSED] Clock 154000 BPP 30 DSC disabled
[20:27:09] [PASSED] Clock 234000 BPP 30 DSC disabled
[20:27:09] [PASSED] Clock 297000 BPP 24 DSC disabled
[20:27:09] [PASSED] Clock 332880 BPP 24 DSC enabled
[20:27:09] [PASSED] Clock 324540 BPP 24 DSC enabled
[20:27:09] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[20:27:09] ============== drm_test_dp_mst_calc_pbn_div ===============
[20:27:09] [PASSED] Link rate 2000000 lane count 4
[20:27:09] [PASSED] Link rate 2000000 lane count 2
[20:27:09] [PASSED] Link rate 2000000 lane count 1
[20:27:09] [PASSED] Link rate 1350000 lane count 4
[20:27:09] [PASSED] Link rate 1350000 lane count 2
[20:27:09] [PASSED] Link rate 1350000 lane count 1
[20:27:09] [PASSED] Link rate 1000000 lane count 4
[20:27:09] [PASSED] Link rate 1000000 lane count 2
[20:27:09] [PASSED] Link rate 1000000 lane count 1
[20:27:09] [PASSED] Link rate 810000 lane count 4
[20:27:09] [PASSED] Link rate 810000 lane count 2
[20:27:09] [PASSED] Link rate 810000 lane count 1
[20:27:09] [PASSED] Link rate 540000 lane count 4
[20:27:09] [PASSED] Link rate 540000 lane count 2
[20:27:09] [PASSED] Link rate 540000 lane count 1
[20:27:09] [PASSED] Link rate 270000 lane count 4
[20:27:09] [PASSED] Link rate 270000 lane count 2
[20:27:09] [PASSED] Link rate 270000 lane count 1
[20:27:09] [PASSED] Link rate 162000 lane count 4
[20:27:09] [PASSED] Link rate 162000 lane count 2
[20:27:09] [PASSED] Link rate 162000 lane count 1
[20:27:09] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[20:27:09] ========= drm_test_dp_mst_sideband_msg_req_decode =========
[20:27:09] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[20:27:09] [PASSED] DP_POWER_UP_PHY with port number
[20:27:09] [PASSED] DP_POWER_DOWN_PHY with port number
[20:27:09] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[20:27:09] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[20:27:09] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[20:27:09] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[20:27:09] [PASSED] DP_QUERY_PAYLOAD with port number
[20:27:09] [PASSED] DP_QUERY_PAYLOAD with VCPI
[20:27:09] [PASSED] DP_REMOTE_DPCD_READ with port number
[20:27:09] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[20:27:09] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[20:27:09] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[20:27:09] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[20:27:09] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[20:27:09] [PASSED] DP_REMOTE_I2C_READ with port number
[20:27:09] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[20:27:09] [PASSED] DP_REMOTE_I2C_READ with transactions array
[20:27:09] [PASSED] DP_REMOTE_I2C_WRITE with port number
[20:27:09] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[20:27:09] [PASSED] DP_REMOTE_I2C_WRITE with data array
[20:27:09] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[20:27:09] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[20:27:09] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[20:27:09] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[20:27:09] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[20:27:09] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[20:27:09] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[20:27:09] ================ [PASSED] drm_dp_mst_helper ================
[20:27:09] ================== drm_exec (7 subtests) ===================
[20:27:09] [PASSED] sanitycheck
[20:27:09] [PASSED] test_lock
[20:27:09] [PASSED] test_lock_unlock
[20:27:09] [PASSED] test_duplicates
[20:27:09] [PASSED] test_prepare
[20:27:09] [PASSED] test_prepare_array
[20:27:09] [PASSED] test_multiple_loops
[20:27:09] ==================== [PASSED] drm_exec =====================
[20:27:09] =========== drm_format_helper_test (17 subtests) ===========
[20:27:09] ============== drm_test_fb_xrgb8888_to_gray8 ==============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[20:27:09] ============= drm_test_fb_xrgb8888_to_rgb332 ==============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[20:27:09] ============= drm_test_fb_xrgb8888_to_rgb565 ==============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[20:27:09] ============ drm_test_fb_xrgb8888_to_xrgb1555 =============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[20:27:09] ============ drm_test_fb_xrgb8888_to_argb1555 =============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[20:27:09] ============ drm_test_fb_xrgb8888_to_rgba5551 =============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[20:27:09] ============= drm_test_fb_xrgb8888_to_rgb888 ==============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[20:27:09] ============= drm_test_fb_xrgb8888_to_bgr888 ==============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[20:27:09] ============ drm_test_fb_xrgb8888_to_argb8888 =============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[20:27:09] =========== drm_test_fb_xrgb8888_to_xrgb2101010 ===========
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[20:27:09] =========== drm_test_fb_xrgb8888_to_argb2101010 ===========
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[20:27:09] ============== drm_test_fb_xrgb8888_to_mono ===============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[20:27:09] ==================== drm_test_fb_swab =====================
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ================ [PASSED] drm_test_fb_swab =================
[20:27:09] ============ drm_test_fb_xrgb8888_to_xbgr8888 =============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[20:27:09] ============ drm_test_fb_xrgb8888_to_abgr8888 =============
[20:27:09] [PASSED] single_pixel_source_buffer
[20:27:09] [PASSED] single_pixel_clip_rectangle
[20:27:09] [PASSED] well_known_colors
[20:27:09] [PASSED] destination_pitch
[20:27:09] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[20:27:09] ================= drm_test_fb_clip_offset =================
[20:27:09] [PASSED] pass through
[20:27:09] [PASSED] horizontal offset
[20:27:09] [PASSED] vertical offset
[20:27:09] [PASSED] horizontal and vertical offset
[20:27:09] [PASSED] horizontal offset (custom pitch)
[20:27:09] [PASSED] vertical offset (custom pitch)
[20:27:09] [PASSED] horizontal and vertical offset (custom pitch)
[20:27:09] ============= [PASSED] drm_test_fb_clip_offset =============
[20:27:09] =================== drm_test_fb_memcpy ====================
[20:27:09] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[20:27:09] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[20:27:09] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[20:27:09] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[20:27:09] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[20:27:09] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[20:27:09] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[20:27:09] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[20:27:09] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[20:27:09] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[20:27:09] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[20:27:09] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[20:27:09] =============== [PASSED] drm_test_fb_memcpy ================
[20:27:09] ============= [PASSED] drm_format_helper_test ==============
[20:27:09] ================= drm_format (18 subtests) =================
[20:27:09] [PASSED] drm_test_format_block_width_invalid
[20:27:09] [PASSED] drm_test_format_block_width_one_plane
[20:27:09] [PASSED] drm_test_format_block_width_two_plane
[20:27:09] [PASSED] drm_test_format_block_width_three_plane
[20:27:09] [PASSED] drm_test_format_block_width_tiled
[20:27:09] [PASSED] drm_test_format_block_height_invalid
[20:27:09] [PASSED] drm_test_format_block_height_one_plane
[20:27:09] [PASSED] drm_test_format_block_height_two_plane
[20:27:09] [PASSED] drm_test_format_block_height_three_plane
[20:27:09] [PASSED] drm_test_format_block_height_tiled
[20:27:09] [PASSED] drm_test_format_min_pitch_invalid
[20:27:09] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[20:27:09] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[20:27:09] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[20:27:09] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[20:27:09] [PASSED] drm_test_format_min_pitch_two_plane
[20:27:09] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[20:27:09] [PASSED] drm_test_format_min_pitch_tiled
[20:27:09] =================== [PASSED] drm_format ====================
[20:27:09] ============== drm_framebuffer (10 subtests) ===============
[20:27:09] ========== drm_test_framebuffer_check_src_coords ==========
[20:27:09] [PASSED] Success: source fits into fb
[20:27:09] [PASSED] Fail: overflowing fb with x-axis coordinate
[20:27:09] [PASSED] Fail: overflowing fb with y-axis coordinate
[20:27:09] [PASSED] Fail: overflowing fb with source width
[20:27:09] [PASSED] Fail: overflowing fb with source height
[20:27:09] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[20:27:09] [PASSED] drm_test_framebuffer_cleanup
[20:27:09] =============== drm_test_framebuffer_create ===============
[20:27:09] [PASSED] ABGR8888 normal sizes
[20:27:09] [PASSED] ABGR8888 max sizes
[20:27:09] [PASSED] ABGR8888 pitch greater than min required
[20:27:09] [PASSED] ABGR8888 pitch less than min required
[20:27:09] [PASSED] ABGR8888 Invalid width
[20:27:09] [PASSED] ABGR8888 Invalid buffer handle
[20:27:09] [PASSED] No pixel format
[20:27:09] [PASSED] ABGR8888 Width 0
[20:27:09] [PASSED] ABGR8888 Height 0
[20:27:09] [PASSED] ABGR8888 Out of bound height * pitch combination
[20:27:09] [PASSED] ABGR8888 Large buffer offset
[20:27:09] [PASSED] ABGR8888 Buffer offset for inexistent plane
[20:27:09] [PASSED] ABGR8888 Invalid flag
[20:27:09] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[20:27:09] [PASSED] ABGR8888 Valid buffer modifier
[20:27:09] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[20:27:09] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[20:27:09] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[20:27:09] [PASSED] NV12 Normal sizes
[20:27:09] [PASSED] NV12 Max sizes
[20:27:09] [PASSED] NV12 Invalid pitch
[20:27:09] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[20:27:09] [PASSED] NV12 different modifier per-plane
[20:27:09] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[20:27:09] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[20:27:09] [PASSED] NV12 Modifier for inexistent plane
[20:27:09] [PASSED] NV12 Handle for inexistent plane
[20:27:09] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[20:27:09] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[20:27:09] [PASSED] YVU420 Normal sizes
[20:27:09] [PASSED] YVU420 Max sizes
[20:27:09] [PASSED] YVU420 Invalid pitch
[20:27:09] [PASSED] YVU420 Different pitches
[20:27:09] [PASSED] YVU420 Different buffer offsets/pitches
[20:27:09] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[20:27:09] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[20:27:09] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[20:27:09] [PASSED] YVU420 Valid modifier
[20:27:09] [PASSED] YVU420 Different modifiers per plane
[20:27:09] [PASSED] YVU420 Modifier for inexistent plane
[20:27:09] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[20:27:09] [PASSED] X0L2 Normal sizes
[20:27:09] [PASSED] X0L2 Max sizes
[20:27:09] [PASSED] X0L2 Invalid pitch
[20:27:09] [PASSED] X0L2 Pitch greater than minimum required
[20:27:09] [PASSED] X0L2 Handle for inexistent plane
[20:27:09] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[20:27:09] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[20:27:09] [PASSED] X0L2 Valid modifier
[20:27:09] [PASSED] X0L2 Modifier for inexistent plane
[20:27:09] =========== [PASSED] drm_test_framebuffer_create ===========
[20:27:09] [PASSED] drm_test_framebuffer_free
[20:27:09] [PASSED] drm_test_framebuffer_init
[20:27:09] [PASSED] drm_test_framebuffer_init_bad_format
[20:27:09] [PASSED] drm_test_framebuffer_init_dev_mismatch
[20:27:09] [PASSED] drm_test_framebuffer_lookup
[20:27:09] [PASSED] drm_test_framebuffer_lookup_inexistent
[20:27:09] [PASSED] drm_test_framebuffer_modifiers_not_supported
[20:27:09] ================= [PASSED] drm_framebuffer =================
[20:27:09] ================ drm_gem_shmem (8 subtests) ================
[20:27:09] [PASSED] drm_gem_shmem_test_obj_create
[20:27:09] [PASSED] drm_gem_shmem_test_obj_create_private
[20:27:09] [PASSED] drm_gem_shmem_test_pin_pages
[20:27:09] [PASSED] drm_gem_shmem_test_vmap
[20:27:09] [PASSED] drm_gem_shmem_test_get_sg_table
[20:27:09] [PASSED] drm_gem_shmem_test_get_pages_sgt
[20:27:09] [PASSED] drm_gem_shmem_test_madvise
[20:27:09] [PASSED] drm_gem_shmem_test_purge
[20:27:09] ================== [PASSED] drm_gem_shmem ==================
[20:27:09] === drm_atomic_helper_connector_hdmi_check (27 subtests) ===
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[20:27:09] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420 =======
[20:27:09] [PASSED] Automatic
[20:27:09] [PASSED] Full
[20:27:09] [PASSED] Limited 16:235
[20:27:09] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[20:27:09] [PASSED] drm_test_check_disable_connector
[20:27:09] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[20:27:09] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[20:27:09] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[20:27:09] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[20:27:09] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[20:27:09] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[20:27:09] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[20:27:09] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[20:27:09] [PASSED] drm_test_check_output_bpc_dvi
[20:27:09] [PASSED] drm_test_check_output_bpc_format_vic_1
[20:27:09] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[20:27:09] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[20:27:09] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[20:27:09] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[20:27:09] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[20:27:09] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[20:27:09] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[20:27:09] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[20:27:09] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[20:27:09] [PASSED] drm_test_check_broadcast_rgb_value
[20:27:09] [PASSED] drm_test_check_bpc_8_value
[20:27:09] [PASSED] drm_test_check_bpc_10_value
[20:27:09] [PASSED] drm_test_check_bpc_12_value
[20:27:09] [PASSED] drm_test_check_format_value
[20:27:09] [PASSED] drm_test_check_tmds_char_value
[20:27:09] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[20:27:09] = drm_atomic_helper_connector_hdmi_mode_valid (4 subtests) =
[20:27:09] [PASSED] drm_test_check_mode_valid
[20:27:09] [PASSED] drm_test_check_mode_valid_reject
[20:27:09] [PASSED] drm_test_check_mode_valid_reject_rate
[20:27:09] [PASSED] drm_test_check_mode_valid_reject_max_clock
[20:27:09] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[20:27:09] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[20:27:09] [PASSED] drm_test_check_infoframes
[20:27:09] [PASSED] drm_test_check_reject_avi_infoframe
[20:27:09] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[20:27:09] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[20:27:09] [PASSED] drm_test_check_reject_audio_infoframe
[20:27:09] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[20:27:09] ================= drm_managed (2 subtests) =================
[20:27:09] [PASSED] drm_test_managed_release_action
[20:27:09] [PASSED] drm_test_managed_run_action
[20:27:09] =================== [PASSED] drm_managed ===================
[20:27:09] =================== drm_mm (6 subtests) ====================
[20:27:09] [PASSED] drm_test_mm_init
[20:27:09] [PASSED] drm_test_mm_debug
[20:27:09] [PASSED] drm_test_mm_align32
[20:27:09] [PASSED] drm_test_mm_align64
[20:27:09] [PASSED] drm_test_mm_lowest
[20:27:09] [PASSED] drm_test_mm_highest
[20:27:09] ===================== [PASSED] drm_mm ======================
[20:27:09] ============= drm_modes_analog_tv (5 subtests) =============
[20:27:09] [PASSED] drm_test_modes_analog_tv_mono_576i
[20:27:09] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[20:27:09] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[20:27:09] [PASSED] drm_test_modes_analog_tv_pal_576i
[20:27:09] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[20:27:09] =============== [PASSED] drm_modes_analog_tv ===============
[20:27:09] ============== drm_plane_helper (2 subtests) ===============
[20:27:09] =============== drm_test_check_plane_state ================
[20:27:09] [PASSED] clipping_simple
[20:27:09] [PASSED] clipping_rotate_reflect
[20:27:09] [PASSED] positioning_simple
[20:27:09] [PASSED] upscaling
[20:27:09] [PASSED] downscaling
[20:27:09] [PASSED] rounding1
[20:27:09] [PASSED] rounding2
[20:27:09] [PASSED] rounding3
[20:27:09] [PASSED] rounding4
[20:27:09] =========== [PASSED] drm_test_check_plane_state ============
[20:27:09] =========== drm_test_check_invalid_plane_state ============
[20:27:09] [PASSED] positioning_invalid
[20:27:09] [PASSED] upscaling_invalid
[20:27:09] [PASSED] downscaling_invalid
[20:27:09] ======= [PASSED] drm_test_check_invalid_plane_state ========
[20:27:09] ================ [PASSED] drm_plane_helper =================
[20:27:09] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[20:27:09] ====== drm_test_connector_helper_tv_get_modes_check =======
[20:27:09] [PASSED] None
[20:27:09] [PASSED] PAL
[20:27:09] [PASSED] NTSC
[20:27:09] [PASSED] Both, NTSC Default
[20:27:09] [PASSED] Both, PAL Default
[20:27:09] [PASSED] Both, NTSC Default, with PAL on command-line
[20:27:09] [PASSED] Both, PAL Default, with NTSC on command-line
[20:27:09] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[20:27:09] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[20:27:09] ================== drm_rect (9 subtests) ===================
[20:27:09] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[20:27:09] [PASSED] drm_test_rect_clip_scaled_not_clipped
[20:27:09] [PASSED] drm_test_rect_clip_scaled_clipped
[20:27:09] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[20:27:09] ================= drm_test_rect_intersect =================
[20:27:09] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[20:27:09] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[20:27:09] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[20:27:09] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[20:27:09] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[20:27:09] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[20:27:09] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[20:27:09] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[20:27:09] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[20:27:09] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[20:27:09] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[20:27:09] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[20:27:09] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[20:27:09] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[20:27:09] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[20:27:09] ============= [PASSED] drm_test_rect_intersect =============
[20:27:09] ================ drm_test_rect_calc_hscale ================
[20:27:09] [PASSED] normal use
[20:27:09] [PASSED] out of max range
[20:27:09] [PASSED] out of min range
[20:27:09] [PASSED] zero dst
[20:27:09] [PASSED] negative src
[20:27:09] [PASSED] negative dst
[20:27:09] ============ [PASSED] drm_test_rect_calc_hscale ============
[20:27:09] ================ drm_test_rect_calc_vscale ================
[20:27:09] [PASSED] normal use
[20:27:09] [PASSED] out of max range
[20:27:09] [PASSED] out of min range
[20:27:09] [PASSED] zero dst
[20:27:09] [PASSED] negative src
[20:27:09] [PASSED] negative dst
stty: 'standard input': Inappropriate ioctl for device
[20:27:09] ============ [PASSED] drm_test_rect_calc_vscale ============
[20:27:09] ================== drm_test_rect_rotate ===================
[20:27:09] [PASSED] reflect-x
[20:27:09] [PASSED] reflect-y
[20:27:09] [PASSED] rotate-0
[20:27:09] [PASSED] rotate-90
[20:27:09] [PASSED] rotate-180
[20:27:09] [PASSED] rotate-270
[20:27:09] ============== [PASSED] drm_test_rect_rotate ===============
[20:27:09] ================ drm_test_rect_rotate_inv =================
[20:27:09] [PASSED] reflect-x
[20:27:09] [PASSED] reflect-y
[20:27:09] [PASSED] rotate-0
[20:27:09] [PASSED] rotate-90
[20:27:09] [PASSED] rotate-180
[20:27:09] [PASSED] rotate-270
[20:27:09] ============ [PASSED] drm_test_rect_rotate_inv =============
[20:27:09] ==================== [PASSED] drm_rect =====================
[20:27:09] ============ drm_sysfb_modeset_test (1 subtest) ============
[20:27:09] ============ drm_test_sysfb_build_fourcc_list =============
[20:27:09] [PASSED] no native formats
[20:27:09] [PASSED] XRGB8888 as native format
[20:27:09] [PASSED] remove duplicates
[20:27:09] [PASSED] convert alpha formats
[20:27:09] [PASSED] random formats
[20:27:09] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[20:27:09] ============= [PASSED] drm_sysfb_modeset_test ==============
[20:27:09] ================== drm_fixp (2 subtests) ===================
[20:27:09] [PASSED] drm_test_int2fixp
[20:27:09] [PASSED] drm_test_sm2fixp
[20:27:09] ==================== [PASSED] drm_fixp =====================
[20:27:09] ============================================================
[20:27:09] Testing complete. Ran 621 tests: passed: 621
[20:27:09] Elapsed time: 26.023s total, 1.666s configuring, 24.242s building, 0.109s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[20:27:09] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[20:27:10] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[20:27:20] Starting KUnit Kernel (1/1)...
[20:27:20] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[20:27:20] ================= ttm_device (5 subtests) ==================
[20:27:20] [PASSED] ttm_device_init_basic
[20:27:20] [PASSED] ttm_device_init_multiple
[20:27:20] [PASSED] ttm_device_fini_basic
[20:27:20] [PASSED] ttm_device_init_no_vma_man
[20:27:20] ================== ttm_device_init_pools ==================
[20:27:20] [PASSED] No DMA allocations, no DMA32 required
[20:27:20] [PASSED] DMA allocations, DMA32 required
[20:27:20] [PASSED] No DMA allocations, DMA32 required
[20:27:20] [PASSED] DMA allocations, no DMA32 required
[20:27:20] ============== [PASSED] ttm_device_init_pools ==============
[20:27:20] =================== [PASSED] ttm_device ====================
[20:27:20] ================== ttm_pool (8 subtests) ===================
[20:27:20] ================== ttm_pool_alloc_basic ===================
[20:27:20] [PASSED] One page
[20:27:20] [PASSED] More than one page
[20:27:20] [PASSED] Above the allocation limit
[20:27:20] [PASSED] One page, with coherent DMA mappings enabled
[20:27:20] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[20:27:20] ============== [PASSED] ttm_pool_alloc_basic ===============
[20:27:20] ============== ttm_pool_alloc_basic_dma_addr ==============
[20:27:20] [PASSED] One page
[20:27:20] [PASSED] More than one page
[20:27:20] [PASSED] Above the allocation limit
[20:27:20] [PASSED] One page, with coherent DMA mappings enabled
[20:27:20] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[20:27:20] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[20:27:20] [PASSED] ttm_pool_alloc_order_caching_match
[20:27:20] [PASSED] ttm_pool_alloc_caching_mismatch
[20:27:20] [PASSED] ttm_pool_alloc_order_mismatch
[20:27:20] [PASSED] ttm_pool_free_dma_alloc
[20:27:20] [PASSED] ttm_pool_free_no_dma_alloc
[20:27:20] [PASSED] ttm_pool_fini_basic
[20:27:20] ==================== [PASSED] ttm_pool =====================
[20:27:20] ================ ttm_resource (8 subtests) =================
[20:27:20] ================= ttm_resource_init_basic =================
[20:27:20] [PASSED] Init resource in TTM_PL_SYSTEM
[20:27:20] [PASSED] Init resource in TTM_PL_VRAM
[20:27:20] [PASSED] Init resource in a private placement
[20:27:20] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[20:27:20] ============= [PASSED] ttm_resource_init_basic =============
[20:27:20] [PASSED] ttm_resource_init_pinned
[20:27:20] [PASSED] ttm_resource_fini_basic
[20:27:20] [PASSED] ttm_resource_manager_init_basic
[20:27:20] [PASSED] ttm_resource_manager_usage_basic
[20:27:20] [PASSED] ttm_resource_manager_set_used_basic
[20:27:20] [PASSED] ttm_sys_man_alloc_basic
[20:27:20] [PASSED] ttm_sys_man_free_basic
[20:27:20] ================== [PASSED] ttm_resource ===================
[20:27:20] =================== ttm_tt (15 subtests) ===================
[20:27:20] ==================== ttm_tt_init_basic ====================
[20:27:20] [PASSED] Page-aligned size
[20:27:20] [PASSED] Extra pages requested
[20:27:20] ================ [PASSED] ttm_tt_init_basic ================
[20:27:20] [PASSED] ttm_tt_init_misaligned
[20:27:20] [PASSED] ttm_tt_fini_basic
[20:27:20] [PASSED] ttm_tt_fini_sg
[20:27:20] [PASSED] ttm_tt_fini_shmem
[20:27:20] [PASSED] ttm_tt_create_basic
[20:27:20] [PASSED] ttm_tt_create_invalid_bo_type
[20:27:20] [PASSED] ttm_tt_create_ttm_exists
[20:27:20] [PASSED] ttm_tt_create_failed
[20:27:20] [PASSED] ttm_tt_destroy_basic
[20:27:20] [PASSED] ttm_tt_populate_null_ttm
[20:27:20] [PASSED] ttm_tt_populate_populated_ttm
[20:27:20] [PASSED] ttm_tt_unpopulate_basic
[20:27:20] [PASSED] ttm_tt_unpopulate_empty_ttm
[20:27:20] [PASSED] ttm_tt_swapin_basic
[20:27:20] ===================== [PASSED] ttm_tt ======================
[20:27:20] =================== ttm_bo (14 subtests) ===================
[20:27:20] =========== ttm_bo_reserve_optimistic_no_ticket ===========
[20:27:20] [PASSED] Cannot be interrupted and sleeps
[20:27:20] [PASSED] Cannot be interrupted, locks straight away
[20:27:20] [PASSED] Can be interrupted, sleeps
[20:27:20] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[20:27:20] [PASSED] ttm_bo_reserve_locked_no_sleep
[20:27:20] [PASSED] ttm_bo_reserve_no_wait_ticket
[20:27:20] [PASSED] ttm_bo_reserve_double_resv
[20:27:20] [PASSED] ttm_bo_reserve_interrupted
[20:27:20] [PASSED] ttm_bo_reserve_deadlock
[20:27:20] [PASSED] ttm_bo_unreserve_basic
[20:27:20] [PASSED] ttm_bo_unreserve_pinned
[20:27:20] [PASSED] ttm_bo_unreserve_bulk
[20:27:20] [PASSED] ttm_bo_fini_basic
[20:27:20] [PASSED] ttm_bo_fini_shared_resv
[20:27:20] [PASSED] ttm_bo_pin_basic
[20:27:20] [PASSED] ttm_bo_pin_unpin_resource
[20:27:20] [PASSED] ttm_bo_multiple_pin_one_unpin
[20:27:20] ===================== [PASSED] ttm_bo ======================
[20:27:20] ============== ttm_bo_validate (21 subtests) ===============
[20:27:20] ============== ttm_bo_init_reserved_sys_man ===============
[20:27:20] [PASSED] Buffer object for userspace
[20:27:20] [PASSED] Kernel buffer object
[20:27:20] [PASSED] Shared buffer object
[20:27:20] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[20:27:20] ============== ttm_bo_init_reserved_mock_man ==============
[20:27:20] [PASSED] Buffer object for userspace
[20:27:20] [PASSED] Kernel buffer object
[20:27:20] [PASSED] Shared buffer object
[20:27:20] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[20:27:20] [PASSED] ttm_bo_init_reserved_resv
[20:27:20] ================== ttm_bo_validate_basic ==================
[20:27:20] [PASSED] Buffer object for userspace
[20:27:20] [PASSED] Kernel buffer object
[20:27:20] [PASSED] Shared buffer object
[20:27:20] ============== [PASSED] ttm_bo_validate_basic ==============
[20:27:20] [PASSED] ttm_bo_validate_invalid_placement
[20:27:20] ============= ttm_bo_validate_same_placement ==============
[20:27:20] [PASSED] System manager
[20:27:20] [PASSED] VRAM manager
[20:27:20] ========= [PASSED] ttm_bo_validate_same_placement ==========
[20:27:20] [PASSED] ttm_bo_validate_failed_alloc
[20:27:20] [PASSED] ttm_bo_validate_pinned
[20:27:20] [PASSED] ttm_bo_validate_busy_placement
[20:27:20] ================ ttm_bo_validate_multihop =================
[20:27:20] [PASSED] Buffer object for userspace
[20:27:20] [PASSED] Kernel buffer object
[20:27:20] [PASSED] Shared buffer object
[20:27:20] ============ [PASSED] ttm_bo_validate_multihop =============
[20:27:20] ========== ttm_bo_validate_no_placement_signaled ==========
[20:27:20] [PASSED] Buffer object in system domain, no page vector
[20:27:20] [PASSED] Buffer object in system domain with an existing page vector
[20:27:20] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[20:27:20] ======== ttm_bo_validate_no_placement_not_signaled ========
[20:27:20] [PASSED] Buffer object for userspace
[20:27:20] [PASSED] Kernel buffer object
[20:27:20] [PASSED] Shared buffer object
[20:27:20] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[20:27:20] [PASSED] ttm_bo_validate_move_fence_signaled
[20:27:20] ========= ttm_bo_validate_move_fence_not_signaled =========
[20:27:20] [PASSED] Waits for GPU
[20:27:20] [PASSED] Tries to lock straight away
[20:27:20] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[20:27:20] [PASSED] ttm_bo_validate_happy_evict
[20:27:20] [PASSED] ttm_bo_validate_all_pinned_evict
[20:27:20] [PASSED] ttm_bo_validate_allowed_only_evict
[20:27:20] [PASSED] ttm_bo_validate_deleted_evict
[20:27:20] [PASSED] ttm_bo_validate_busy_domain_evict
[20:27:20] [PASSED] ttm_bo_validate_evict_gutting
[20:27:20] [PASSED] ttm_bo_validate_recrusive_evict
stty: 'standard input': Inappropriate ioctl for device
[20:27:20] ================= [PASSED] ttm_bo_validate =================
[20:27:20] ============================================================
[20:27:20] Testing complete. Ran 101 tests: passed: 101
[20:27:20] Elapsed time: 11.097s total, 1.674s configuring, 9.206s building, 0.179s running
+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel
^ permalink raw reply [flat|nested] 4+ messages in thread
* ✗ Xe.CI.FULL: failure for drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
2026-02-25 20:20 [PATCH] drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling Matthew Brost
2026-02-25 20:26 ` ✗ CI.checkpatch: warning for " Patchwork
2026-02-25 20:27 ` ✓ CI.KUnit: success " Patchwork
@ 2026-02-25 23:18 ` Patchwork
2 siblings, 0 replies; 4+ messages in thread
From: Patchwork @ 2026-02-25 23:18 UTC (permalink / raw)
To: Matthew Brost; +Cc: intel-xe
[-- Attachment #1: Type: text/plain, Size: 18966 bytes --]
== Series Details ==
Series: drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling
URL : https://patchwork.freedesktop.org/series/162171/
State : failure
== Summary ==
CI Bug Log - changes from xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86_FULL -> xe-pw-162171v1_FULL
====================================================
Summary
-------
**FAILURE**
Serious unknown changes coming with xe-pw-162171v1_FULL absolutely need to be
verified manually.
If you think the reported changes have nothing to do with the changes
introduced in xe-pw-162171v1_FULL, please notify your bug team (I915-ci-infra@lists.freedesktop.org) to allow them
to document this new failure mode, which will reduce false positives in CI.
Participating hosts (2 -> 2)
------------------------------
No changes in participating hosts
Possible new issues
-------------------
Here are the unknown changes that may have been introduced in xe-pw-162171v1_FULL:
### IGT changes ###
#### Possible regressions ####
* igt@kms_cursor_legacy@cursora-vs-flipa-atomic-transitions-varying-size:
- shard-bmg: [PASS][1] -> [INCOMPLETE][2]
[1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-bmg-1/igt@kms_cursor_legacy@cursora-vs-flipa-atomic-transitions-varying-size.html
[2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-3/igt@kms_cursor_legacy@cursora-vs-flipa-atomic-transitions-varying-size.html
* igt@xe_exec_balancer@many-parallel-userptr-invalidate-race:
- shard-lnl: [PASS][3] -> [SKIP][4] +116 other tests skip
[3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-lnl-6/igt@xe_exec_balancer@many-parallel-userptr-invalidate-race.html
[4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-4/igt@xe_exec_balancer@many-parallel-userptr-invalidate-race.html
* igt@xe_exec_balancer@no-exec-parallel-basic:
- shard-lnl: NOTRUN -> [SKIP][5]
[5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-3/igt@xe_exec_balancer@no-exec-parallel-basic.html
* igt@xe_pmu@engine-activity-load:
- shard-bmg: NOTRUN -> [ABORT][6] +1 other test abort
[6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-3/igt@xe_pmu@engine-activity-load.html
* igt@xe_pmu@engine-activity-render-node-load:
- shard-bmg: [PASS][7] -> [ABORT][8] +31 other tests abort
[7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-bmg-1/igt@xe_pmu@engine-activity-render-node-load.html
[8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-7/igt@xe_pmu@engine-activity-render-node-load.html
Known issues
------------
Here are the changes found in xe-pw-162171v1_FULL that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@kms_async_flips@async-flip-with-page-flip-events-linear-atomic@pipe-c-edp-1:
- shard-lnl: [PASS][9] -> [FAIL][10] ([Intel XE#6054]) +3 other tests fail
[9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-lnl-1/igt@kms_async_flips@async-flip-with-page-flip-events-linear-atomic@pipe-c-edp-1.html
[10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-6/igt@kms_async_flips@async-flip-with-page-flip-events-linear-atomic@pipe-c-edp-1.html
* igt@kms_big_fb@4-tiled-32bpp-rotate-90:
- shard-bmg: NOTRUN -> [SKIP][11] ([Intel XE#2327])
[11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-2/igt@kms_big_fb@4-tiled-32bpp-rotate-90.html
* igt@kms_big_fb@4-tiled-max-hw-stride-64bpp-rotate-0-hflip-async-flip:
- shard-lnl: NOTRUN -> [SKIP][12] ([Intel XE#3658])
[12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-7/igt@kms_big_fb@4-tiled-max-hw-stride-64bpp-rotate-0-hflip-async-flip.html
* igt@kms_big_fb@y-tiled-max-hw-stride-64bpp-rotate-0-hflip:
- shard-bmg: NOTRUN -> [SKIP][13] ([Intel XE#1124])
[13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-1/igt@kms_big_fb@y-tiled-max-hw-stride-64bpp-rotate-0-hflip.html
* igt@kms_bw@linear-tiling-1-displays-2160x1440p:
- shard-bmg: [PASS][14] -> [SKIP][15] ([Intel XE#367])
[14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-bmg-5/igt@kms_bw@linear-tiling-1-displays-2160x1440p.html
[15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-6/igt@kms_bw@linear-tiling-1-displays-2160x1440p.html
* igt@kms_bw@linear-tiling-3-displays-2560x1440p:
- shard-lnl: NOTRUN -> [SKIP][16] ([Intel XE#367])
[16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-2/igt@kms_bw@linear-tiling-3-displays-2560x1440p.html
* igt@kms_ccs@bad-rotation-90-4-tiled-lnl-ccs@pipe-c-dp-2:
- shard-bmg: NOTRUN -> [SKIP][17] ([Intel XE#2652]) +3 other tests skip
[17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-7/igt@kms_ccs@bad-rotation-90-4-tiled-lnl-ccs@pipe-c-dp-2.html
* igt@kms_ccs@missing-ccs-buffer-4-tiled-mtl-rc-ccs:
- shard-lnl: NOTRUN -> [SKIP][18] ([Intel XE#2887])
[18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-6/igt@kms_ccs@missing-ccs-buffer-4-tiled-mtl-rc-ccs.html
* igt@kms_ccs@random-ccs-data-y-tiled-ccs:
- shard-bmg: NOTRUN -> [SKIP][19] ([Intel XE#2887])
[19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-7/igt@kms_ccs@random-ccs-data-y-tiled-ccs.html
* igt@kms_chamelium_frames@dp-crc-multiple:
- shard-lnl: NOTRUN -> [SKIP][20] ([Intel XE#373])
[20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-7/igt@kms_chamelium_frames@dp-crc-multiple.html
* igt@kms_chamelium_sharpness_filter@filter-basic:
- shard-lnl: NOTRUN -> [SKIP][21] ([Intel XE#6507])
[21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-7/igt@kms_chamelium_sharpness_filter@filter-basic.html
* igt@kms_content_protection@dp-mst-type-0:
- shard-lnl: NOTRUN -> [SKIP][22] ([Intel XE#307] / [Intel XE#6974])
[22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-6/igt@kms_content_protection@dp-mst-type-0.html
* igt@kms_cursor_legacy@cursorb-vs-flipa-atomic:
- shard-lnl: NOTRUN -> [SKIP][23] ([Intel XE#309])
[23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-4/igt@kms_cursor_legacy@cursorb-vs-flipa-atomic.html
* igt@kms_cursor_legacy@cursorb-vs-flipa-varying-size:
- shard-bmg: [PASS][24] -> [DMESG-WARN][25] ([Intel XE#5354])
[24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-bmg-8/igt@kms_cursor_legacy@cursorb-vs-flipa-varying-size.html
[25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-1/igt@kms_cursor_legacy@cursorb-vs-flipa-varying-size.html
* igt@kms_flip@2x-dpms-vs-vblank-race-interruptible:
- shard-lnl: NOTRUN -> [SKIP][26] ([Intel XE#1421])
[26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-8/igt@kms_flip@2x-dpms-vs-vblank-race-interruptible.html
* igt@kms_flip@flip-vs-expired-vblank@c-edp1:
- shard-lnl: [PASS][27] -> [FAIL][28] ([Intel XE#301] / [Intel XE#3149]) +1 other test fail
[27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-lnl-2/igt@kms_flip@flip-vs-expired-vblank@c-edp1.html
[28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-8/igt@kms_flip@flip-vs-expired-vblank@c-edp1.html
* igt@kms_flip@flip-vs-suspend-interruptible@b-dp2:
- shard-bmg: [PASS][29] -> [INCOMPLETE][30] ([Intel XE#2049] / [Intel XE#2597])
[29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-bmg-7/igt@kms_flip@flip-vs-suspend-interruptible@b-dp2.html
[30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-9/igt@kms_flip@flip-vs-suspend-interruptible@b-dp2.html
* igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs-upscaling:
- shard-bmg: NOTRUN -> [SKIP][31] ([Intel XE#7178])
[31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-4/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs-upscaling.html
* igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytile-upscaling:
- shard-lnl: NOTRUN -> [SKIP][32] ([Intel XE#7178])
[32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-2/igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytile-upscaling.html
* igt@kms_frontbuffer_tracking@drrs-2p-primscrn-cur-indfb-draw-blt:
- shard-bmg: NOTRUN -> [SKIP][33] ([Intel XE#2311]) +1 other test skip
[33]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-3/igt@kms_frontbuffer_tracking@drrs-2p-primscrn-cur-indfb-draw-blt.html
* igt@kms_frontbuffer_tracking@fbc-2p-primscrn-spr-indfb-fullscreen:
- shard-bmg: NOTRUN -> [SKIP][34] ([Intel XE#4141])
[34]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-7/igt@kms_frontbuffer_tracking@fbc-2p-primscrn-spr-indfb-fullscreen.html
* igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-spr-indfb-draw-mmap-wc:
- shard-lnl: NOTRUN -> [SKIP][35] ([Intel XE#656]) +3 other tests skip
[35]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-6/igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-spr-indfb-draw-mmap-wc.html
* igt@kms_frontbuffer_tracking@psr-2p-primscrn-cur-indfb-onoff:
- shard-bmg: NOTRUN -> [SKIP][36] ([Intel XE#2313]) +1 other test skip
[36]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-9/igt@kms_frontbuffer_tracking@psr-2p-primscrn-cur-indfb-onoff.html
* igt@kms_plane_scaling@planes-unity-scaling-downscale-factor-0-5@pipe-b:
- shard-lnl: NOTRUN -> [SKIP][37] ([Intel XE#2763] / [Intel XE#6886]) +3 other tests skip
[37]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-6/igt@kms_plane_scaling@planes-unity-scaling-downscale-factor-0-5@pipe-b.html
* igt@kms_pm_dc@dc5-retention-flops:
- shard-lnl: NOTRUN -> [SKIP][38] ([Intel XE#3309])
[38]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-8/igt@kms_pm_dc@dc5-retention-flops.html
* igt@kms_psr2_sf@fbc-pr-plane-move-sf-dmg-area:
- shard-lnl: NOTRUN -> [SKIP][39] ([Intel XE#1406] / [Intel XE#2893])
[39]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-1/igt@kms_psr2_sf@fbc-pr-plane-move-sf-dmg-area.html
* igt@kms_vrr@seamless-rr-switch-virtual@pipe-a-edp-1:
- shard-lnl: [PASS][40] -> [FAIL][41] ([Intel XE#2142]) +1 other test fail
[40]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-lnl-1/igt@kms_vrr@seamless-rr-switch-virtual@pipe-a-edp-1.html
[41]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-2/igt@kms_vrr@seamless-rr-switch-virtual@pipe-a-edp-1.html
* igt@xe_eudebug@basic-client:
- shard-lnl: NOTRUN -> [SKIP][42] ([Intel XE#4837])
[42]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-1/igt@xe_eudebug@basic-client.html
* igt@xe_eudebug_online@stopped-thread:
- shard-lnl: NOTRUN -> [SKIP][43] ([Intel XE#4837] / [Intel XE#6665])
[43]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-7/igt@xe_eudebug_online@stopped-thread.html
* igt@xe_evict@evict-threads-large-multi-vm:
- shard-lnl: NOTRUN -> [SKIP][44] ([Intel XE#6540] / [Intel XE#688]) +1 other test skip
[44]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-6/igt@xe_evict@evict-threads-large-multi-vm.html
* igt@xe_exec_fault_mode@many-execqueues-multi-queue-userptr-invalidate:
- shard-lnl: NOTRUN -> [SKIP][45] ([Intel XE#7136]) +1 other test skip
[45]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-5/igt@xe_exec_fault_mode@many-execqueues-multi-queue-userptr-invalidate.html
* igt@xe_exec_multi_queue@max-queues-basic:
- shard-bmg: NOTRUN -> [SKIP][46] ([Intel XE#6874])
[46]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-4/igt@xe_exec_multi_queue@max-queues-basic.html
* igt@xe_exec_multi_queue@max-queues-preempt-mode-fault-basic-smem:
- shard-lnl: NOTRUN -> [SKIP][47] ([Intel XE#6874]) +3 other tests skip
[47]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-3/igt@xe_exec_multi_queue@max-queues-preempt-mode-fault-basic-smem.html
* igt@xe_multigpu_svm@mgpu-coherency-prefetch:
- shard-lnl: NOTRUN -> [SKIP][48] ([Intel XE#6964])
[48]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-1/igt@xe_multigpu_svm@mgpu-coherency-prefetch.html
* igt@xe_query@multigpu-query-invalid-cs-cycles:
- shard-lnl: NOTRUN -> [SKIP][49] ([Intel XE#944])
[49]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-3/igt@xe_query@multigpu-query-invalid-cs-cycles.html
* igt@xe_sriov_auto_provisioning@selfconfig-reprovision-reduce-numvfs:
- shard-lnl: NOTRUN -> [SKIP][50] ([Intel XE#4130])
[50]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-2/igt@xe_sriov_auto_provisioning@selfconfig-reprovision-reduce-numvfs.html
#### Possible fixes ####
* igt@kms_pm_dc@dc6-psr:
- shard-lnl: [FAIL][51] ([Intel XE#7340]) -> [PASS][52] +1 other test pass
[51]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-lnl-8/igt@kms_pm_dc@dc6-psr.html
[52]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-2/igt@kms_pm_dc@dc6-psr.html
* igt@kms_vrr@cmrr@pipe-a-edp-1:
- shard-lnl: [FAIL][53] ([Intel XE#4459]) -> [PASS][54] +1 other test pass
[53]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-lnl-5/igt@kms_vrr@cmrr@pipe-a-edp-1.html
[54]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-lnl-4/igt@kms_vrr@cmrr@pipe-a-edp-1.html
* igt@xe_sriov_vram@vf-access-after-resize-down:
- shard-bmg: [FAIL][55] ([Intel XE#5937]) -> [PASS][56]
[55]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-bmg-7/igt@xe_sriov_vram@vf-access-after-resize-down.html
[56]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-1/igt@xe_sriov_vram@vf-access-after-resize-down.html
#### Warnings ####
* igt@kms_tiled_display@basic-test-pattern:
- shard-bmg: [SKIP][57] ([Intel XE#2426]) -> [FAIL][58] ([Intel XE#1729])
[57]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86/shard-bmg-3/igt@kms_tiled_display@basic-test-pattern.html
[58]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/shard-bmg-2/igt@kms_tiled_display@basic-test-pattern.html
[Intel XE#1124]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1124
[Intel XE#1406]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1406
[Intel XE#1421]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1421
[Intel XE#1729]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1729
[Intel XE#2049]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2049
[Intel XE#2142]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2142
[Intel XE#2311]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2311
[Intel XE#2313]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2313
[Intel XE#2327]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2327
[Intel XE#2426]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2426
[Intel XE#2597]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2597
[Intel XE#2652]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2652
[Intel XE#2763]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2763
[Intel XE#2887]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2887
[Intel XE#2893]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2893
[Intel XE#301]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/301
[Intel XE#307]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/307
[Intel XE#309]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/309
[Intel XE#3149]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3149
[Intel XE#3309]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3309
[Intel XE#3658]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3658
[Intel XE#367]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/367
[Intel XE#373]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/373
[Intel XE#4130]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4130
[Intel XE#4141]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4141
[Intel XE#4459]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4459
[Intel XE#4837]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4837
[Intel XE#5354]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5354
[Intel XE#5937]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5937
[Intel XE#6054]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6054
[Intel XE#6507]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6507
[Intel XE#6540]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6540
[Intel XE#656]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/656
[Intel XE#6665]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6665
[Intel XE#6874]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6874
[Intel XE#688]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/688
[Intel XE#6886]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6886
[Intel XE#6964]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6964
[Intel XE#6974]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6974
[Intel XE#7136]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7136
[Intel XE#7178]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7178
[Intel XE#7340]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7340
[Intel XE#944]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/944
Build changes
-------------
* IGT: IGT_8771 -> IGT_8772
* Linux: xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86 -> xe-pw-162171v1
IGT_8771: 8771
IGT_8772: 8772
xe-4617-3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86: 3b1923ab37ecd72e1405c7b8d3b1d9e1f3e59f86
xe-pw-162171v1: 162171v1
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162171v1/index.html
[-- Attachment #2: Type: text/html, Size: 20911 bytes --]
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2026-02-25 23:18 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-02-25 20:20 [PATCH] drm/xe: Add unsafe GAM port backend for TLB inval + PF ack profiling Matthew Brost
2026-02-25 20:26 ` ✗ CI.checkpatch: warning for " Patchwork
2026-02-25 20:27 ` ✓ CI.KUnit: success " Patchwork
2026-02-25 23:18 ` ✗ Xe.CI.FULL: failure " Patchwork
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox