* [PATCH] drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
@ 2026-04-28 9:44 Thomas Hellström
2026-04-28 10:43 ` ✗ CI.checkpatch: warning for " Patchwork
` (3 more replies)
0 siblings, 4 replies; 5+ messages in thread
From: Thomas Hellström @ 2026-04-28 9:44 UTC (permalink / raw)
To: intel-xe
Cc: Thomas Hellström, Jatin Kataria, Christian König,
Matthew Brost, dri-devel, stable, Boqun Feng
When ttm_tt_swapout() fails, the current code calls
ttm_resource_add_bulk_move() followed by ttm_resource_move_to_lru_tail()
to restore the resource's bulk_move membership.
However, ttm_resource_move_to_lru_tail() places the resource at the tail
of the LRU list which, relative to the walk cursor's hitch node (placed
immediately after the resource when it was yielded), puts the resource
*in front of the* the hitch. The next list_for_each_entry_continue() from
the hitch finds the same resource again, causing an infinite loop.
Fix by deferring del_bulk_move to the success path only.
On the success path, TTM_TT_FLAG_SWAPPED has just been set by
ttm_tt_swapout() but the resource is still tracked in the bulk_move range,
so ttm_resource_del_bulk_move()'s !ttm_resource_unevictable() guard would
incorrectly skip the removal. Introduce
ttm_resource_del_bulk_move_unevictable() which bypasses that guard.
Reported-by: Jatin Kataria <jkataria@netflix.com>
Fixes: fc5d96670eb2 ("drm/ttm: Move swapped objects off the manager's LRU list")
Cc: Christian König <christian.koenig@amd.com>
Cc: Matthew Brost <matthew.brost@intel.com>
Cc: <dri-devel@lists.freedesktop.org>
Cc: <stable@vger.kernel.org> # v6.13+
Assisted-by: GitHub_Copilot:claude-sonnet-4.6
Signed-off-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Tested-by: Boqun Feng <boqun@kernel.org>
---
drivers/gpu/drm/ttm/ttm_bo.c | 16 ++++++----------
drivers/gpu/drm/ttm/ttm_resource.c | 13 +++++++++++++
include/drm/ttm/ttm_resource.h | 2 ++
3 files changed, 21 insertions(+), 10 deletions(-)
diff --git a/drivers/gpu/drm/ttm/ttm_bo.c b/drivers/gpu/drm/ttm/ttm_bo.c
index d85f0a37ac35..293401705542 100644
--- a/drivers/gpu/drm/ttm/ttm_bo.c
+++ b/drivers/gpu/drm/ttm/ttm_bo.c
@@ -1177,17 +1177,13 @@ ttm_bo_swapout_cb(struct ttm_lru_walk *walk, struct ttm_buffer_object *bo)
bdev->funcs->swap_notify(bo);
if (ttm_tt_is_populated(tt)) {
- spin_lock(&bdev->lru_lock);
- ttm_resource_del_bulk_move(bo->resource, bo);
- spin_unlock(&bdev->lru_lock);
-
ret = ttm_tt_swapout(bdev, tt, swapout_walk->gfp_flags);
-
- spin_lock(&bdev->lru_lock);
- if (ret)
- ttm_resource_add_bulk_move(bo->resource, bo);
- ttm_resource_move_to_lru_tail(bo->resource);
- spin_unlock(&bdev->lru_lock);
+ if (!ret) {
+ spin_lock(&bdev->lru_lock);
+ ttm_resource_del_bulk_move_unevictable(bo->resource, bo);
+ ttm_resource_move_to_lru_tail(bo->resource);
+ spin_unlock(&bdev->lru_lock);
+ }
}
out:
diff --git a/drivers/gpu/drm/ttm/ttm_resource.c b/drivers/gpu/drm/ttm/ttm_resource.c
index 9f36631d48b6..0e5f1582f13d 100644
--- a/drivers/gpu/drm/ttm/ttm_resource.c
+++ b/drivers/gpu/drm/ttm/ttm_resource.c
@@ -292,6 +292,19 @@ void ttm_resource_del_bulk_move(struct ttm_resource *res,
ttm_lru_bulk_move_del(bo->bulk_move, res);
}
+/*
+ * Remove a resource from its bulk_move, bypassing the unevictable check.
+ * Use only when the resource is known to still be tracked in the range despite
+ * the BO having just become unevictable; asserts that this is the case.
+ */
+void ttm_resource_del_bulk_move_unevictable(struct ttm_resource *res,
+ struct ttm_buffer_object *bo)
+{
+ WARN_ON_ONCE(!ttm_resource_unevictable(res, bo));
+ if (bo->bulk_move)
+ ttm_lru_bulk_move_del(bo->bulk_move, res);
+}
+
/* Move a resource to the LRU or bulk tail */
void ttm_resource_move_to_lru_tail(struct ttm_resource *res)
{
diff --git a/include/drm/ttm/ttm_resource.h b/include/drm/ttm/ttm_resource.h
index 33e80f30b8b8..a5d386583fb6 100644
--- a/include/drm/ttm/ttm_resource.h
+++ b/include/drm/ttm/ttm_resource.h
@@ -448,6 +448,8 @@ void ttm_resource_add_bulk_move(struct ttm_resource *res,
struct ttm_buffer_object *bo);
void ttm_resource_del_bulk_move(struct ttm_resource *res,
struct ttm_buffer_object *bo);
+void ttm_resource_del_bulk_move_unevictable(struct ttm_resource *res,
+ struct ttm_buffer_object *bo);
void ttm_resource_move_to_lru_tail(struct ttm_resource *res);
void ttm_resource_init(struct ttm_buffer_object *bo,
--
2.53.0
^ permalink raw reply related [flat|nested] 5+ messages in thread* ✗ CI.checkpatch: warning for drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
2026-04-28 9:44 [PATCH] drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure Thomas Hellström
@ 2026-04-28 10:43 ` Patchwork
2026-04-28 10:46 ` ✓ CI.KUnit: success " Patchwork
` (2 subsequent siblings)
3 siblings, 0 replies; 5+ messages in thread
From: Patchwork @ 2026-04-28 10:43 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
== Series Details ==
Series: drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
URL : https://patchwork.freedesktop.org/series/165610/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
c8c12e558adaef7a4d125d83b6e1f8824bc13b82
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 8e9522ca683c9e1625fad89e37715bde4f34b0b2
Author: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Date: Tue Apr 28 11:44:42 2026 +0200
drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
When ttm_tt_swapout() fails, the current code calls
ttm_resource_add_bulk_move() followed by ttm_resource_move_to_lru_tail()
to restore the resource's bulk_move membership.
However, ttm_resource_move_to_lru_tail() places the resource at the tail
of the LRU list which, relative to the walk cursor's hitch node (placed
immediately after the resource when it was yielded), puts the resource
*in front of the* the hitch. The next list_for_each_entry_continue() from
the hitch finds the same resource again, causing an infinite loop.
Fix by deferring del_bulk_move to the success path only.
On the success path, TTM_TT_FLAG_SWAPPED has just been set by
ttm_tt_swapout() but the resource is still tracked in the bulk_move range,
so ttm_resource_del_bulk_move()'s !ttm_resource_unevictable() guard would
incorrectly skip the removal. Introduce
ttm_resource_del_bulk_move_unevictable() which bypasses that guard.
Reported-by: Jatin Kataria <jkataria@netflix.com>
Fixes: fc5d96670eb2 ("drm/ttm: Move swapped objects off the manager's LRU list")
Cc: Christian König <christian.koenig@amd.com>
Cc: Matthew Brost <matthew.brost@intel.com>
Cc: <dri-devel@lists.freedesktop.org>
Cc: <stable@vger.kernel.org> # v6.13+
Assisted-by: GitHub_Copilot:claude-sonnet-4.6
Signed-off-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Tested-by: Boqun Feng <boqun@kernel.org>
+ /mt/dim checkpatch 58d98cc42c584c191cd8399a8d0b710c6f6153cc drm-intel
8e9522ca683c drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
-:28: WARNING:BAD_REPORTED_BY_LINK: Reported-by: should be immediately followed by Closes: with a URL to the report
#28:
Reported-by: Jatin Kataria <jkataria@netflix.com>
Fixes: fc5d96670eb2 ("drm/ttm: Move swapped objects off the manager's LRU list")
total: 0 errors, 1 warnings, 0 checks, 50 lines checked
^ permalink raw reply [flat|nested] 5+ messages in thread* ✓ CI.KUnit: success for drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
2026-04-28 9:44 [PATCH] drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure Thomas Hellström
2026-04-28 10:43 ` ✗ CI.checkpatch: warning for " Patchwork
@ 2026-04-28 10:46 ` Patchwork
2026-04-28 11:58 ` ✓ Xe.CI.BAT: " Patchwork
2026-04-28 21:00 ` ✗ Xe.CI.FULL: failure " Patchwork
3 siblings, 0 replies; 5+ messages in thread
From: Patchwork @ 2026-04-28 10:46 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
== Series Details ==
Series: drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
URL : https://patchwork.freedesktop.org/series/165610/
State : success
== Summary ==
+ trap cleanup EXIT
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[10:43:57] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[10:44:09] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=25
[10:45:04] Starting KUnit Kernel (1/1)...
[10:45:04] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[10:45:05] ================== guc_buf (11 subtests) ===================
[10:45:05] [PASSED] test_smallest
[10:45:05] [PASSED] test_largest
[10:45:05] [PASSED] test_granular
[10:45:05] [PASSED] test_unique
[10:45:05] [PASSED] test_overlap
[10:45:05] [PASSED] test_reusable
[10:45:05] [PASSED] test_too_big
[10:45:05] [PASSED] test_flush
[10:45:05] [PASSED] test_lookup
[10:45:05] [PASSED] test_data
[10:45:05] [PASSED] test_class
[10:45:05] ===================== [PASSED] guc_buf =====================
[10:45:05] =================== guc_dbm (7 subtests) ===================
[10:45:05] [PASSED] test_empty
[10:45:05] [PASSED] test_default
[10:45:05] ======================== test_size ========================
[10:45:05] [PASSED] 4
[10:45:05] [PASSED] 8
[10:45:05] [PASSED] 32
[10:45:05] [PASSED] 256
[10:45:05] ==================== [PASSED] test_size ====================
[10:45:05] ======================= test_reuse ========================
[10:45:05] [PASSED] 4
[10:45:05] [PASSED] 8
[10:45:05] [PASSED] 32
[10:45:05] [PASSED] 256
[10:45:05] =================== [PASSED] test_reuse ====================
[10:45:05] =================== test_range_overlap ====================
[10:45:05] [PASSED] 4
[10:45:05] [PASSED] 8
[10:45:05] [PASSED] 32
[10:45:05] [PASSED] 256
[10:45:05] =============== [PASSED] test_range_overlap ================
[10:45:05] =================== test_range_compact ====================
[10:45:05] [PASSED] 4
[10:45:05] [PASSED] 8
[10:45:05] [PASSED] 32
[10:45:05] [PASSED] 256
[10:45:05] =============== [PASSED] test_range_compact ================
[10:45:05] ==================== test_range_spare =====================
[10:45:05] [PASSED] 4
[10:45:05] [PASSED] 8
[10:45:05] [PASSED] 32
[10:45:05] [PASSED] 256
[10:45:05] ================ [PASSED] test_range_spare =================
[10:45:05] ===================== [PASSED] guc_dbm =====================
[10:45:05] =================== guc_idm (6 subtests) ===================
[10:45:05] [PASSED] bad_init
[10:45:05] [PASSED] no_init
[10:45:05] [PASSED] init_fini
[10:45:05] [PASSED] check_used
[10:45:05] [PASSED] check_quota
[10:45:05] [PASSED] check_all
[10:45:05] ===================== [PASSED] guc_idm =====================
[10:45:05] ================== no_relay (3 subtests) ===================
[10:45:05] [PASSED] xe_drops_guc2pf_if_not_ready
[10:45:05] [PASSED] xe_drops_guc2vf_if_not_ready
[10:45:05] [PASSED] xe_rejects_send_if_not_ready
[10:45:05] ==================== [PASSED] no_relay =====================
[10:45:05] ================== pf_relay (14 subtests) ==================
[10:45:05] [PASSED] pf_rejects_guc2pf_too_short
[10:45:05] [PASSED] pf_rejects_guc2pf_too_long
[10:45:05] [PASSED] pf_rejects_guc2pf_no_payload
[10:45:05] [PASSED] pf_fails_no_payload
[10:45:05] [PASSED] pf_fails_bad_origin
[10:45:05] [PASSED] pf_fails_bad_type
[10:45:05] [PASSED] pf_txn_reports_error
[10:45:05] [PASSED] pf_txn_sends_pf2guc
[10:45:05] [PASSED] pf_sends_pf2guc
[10:45:05] [SKIPPED] pf_loopback_nop
[10:45:05] [SKIPPED] pf_loopback_echo
[10:45:05] [SKIPPED] pf_loopback_fail
[10:45:05] [SKIPPED] pf_loopback_busy
[10:45:05] [SKIPPED] pf_loopback_retry
[10:45:05] ==================== [PASSED] pf_relay =====================
[10:45:05] ================== vf_relay (3 subtests) ===================
[10:45:05] [PASSED] vf_rejects_guc2vf_too_short
[10:45:05] [PASSED] vf_rejects_guc2vf_too_long
[10:45:05] [PASSED] vf_rejects_guc2vf_no_payload
[10:45:05] ==================== [PASSED] vf_relay =====================
[10:45:05] ================ pf_gt_config (9 subtests) =================
[10:45:05] [PASSED] fair_contexts_1vf
[10:45:05] [PASSED] fair_doorbells_1vf
[10:45:05] [PASSED] fair_ggtt_1vf
[10:45:05] ====================== fair_vram_1vf ======================
[10:45:05] [PASSED] 3.50 GiB
[10:45:05] [PASSED] 11.5 GiB
[10:45:05] [PASSED] 15.5 GiB
[10:45:05] [PASSED] 31.5 GiB
[10:45:05] [PASSED] 63.5 GiB
[10:45:05] [PASSED] 1.91 GiB
[10:45:05] ================== [PASSED] fair_vram_1vf ==================
[10:45:05] ================ fair_vram_1vf_admin_only =================
[10:45:05] [PASSED] 3.50 GiB
[10:45:05] [PASSED] 11.5 GiB
[10:45:05] [PASSED] 15.5 GiB
[10:45:05] [PASSED] 31.5 GiB
[10:45:05] [PASSED] 63.5 GiB
[10:45:05] [PASSED] 1.91 GiB
[10:45:05] ============ [PASSED] fair_vram_1vf_admin_only =============
[10:45:05] ====================== fair_contexts ======================
[10:45:05] [PASSED] 1 VF
[10:45:05] [PASSED] 2 VFs
[10:45:05] [PASSED] 3 VFs
[10:45:05] [PASSED] 4 VFs
[10:45:05] [PASSED] 5 VFs
[10:45:05] [PASSED] 6 VFs
[10:45:05] [PASSED] 7 VFs
[10:45:05] [PASSED] 8 VFs
[10:45:05] [PASSED] 9 VFs
[10:45:05] [PASSED] 10 VFs
[10:45:05] [PASSED] 11 VFs
[10:45:05] [PASSED] 12 VFs
[10:45:05] [PASSED] 13 VFs
[10:45:05] [PASSED] 14 VFs
[10:45:05] [PASSED] 15 VFs
[10:45:05] [PASSED] 16 VFs
[10:45:05] [PASSED] 17 VFs
[10:45:05] [PASSED] 18 VFs
[10:45:05] [PASSED] 19 VFs
[10:45:05] [PASSED] 20 VFs
[10:45:05] [PASSED] 21 VFs
[10:45:05] [PASSED] 22 VFs
[10:45:05] [PASSED] 23 VFs
[10:45:05] [PASSED] 24 VFs
[10:45:05] [PASSED] 25 VFs
[10:45:05] [PASSED] 26 VFs
[10:45:05] [PASSED] 27 VFs
[10:45:05] [PASSED] 28 VFs
[10:45:05] [PASSED] 29 VFs
[10:45:05] [PASSED] 30 VFs
[10:45:05] [PASSED] 31 VFs
[10:45:05] [PASSED] 32 VFs
[10:45:05] [PASSED] 33 VFs
[10:45:05] [PASSED] 34 VFs
[10:45:05] [PASSED] 35 VFs
[10:45:05] [PASSED] 36 VFs
[10:45:05] [PASSED] 37 VFs
[10:45:05] [PASSED] 38 VFs
[10:45:05] [PASSED] 39 VFs
[10:45:05] [PASSED] 40 VFs
[10:45:05] [PASSED] 41 VFs
[10:45:05] [PASSED] 42 VFs
[10:45:05] [PASSED] 43 VFs
[10:45:05] [PASSED] 44 VFs
[10:45:05] [PASSED] 45 VFs
[10:45:05] [PASSED] 46 VFs
[10:45:05] [PASSED] 47 VFs
[10:45:05] [PASSED] 48 VFs
[10:45:05] [PASSED] 49 VFs
[10:45:05] [PASSED] 50 VFs
[10:45:05] [PASSED] 51 VFs
[10:45:05] [PASSED] 52 VFs
[10:45:05] [PASSED] 53 VFs
[10:45:05] [PASSED] 54 VFs
[10:45:05] [PASSED] 55 VFs
[10:45:05] [PASSED] 56 VFs
[10:45:05] [PASSED] 57 VFs
[10:45:05] [PASSED] 58 VFs
[10:45:05] [PASSED] 59 VFs
[10:45:05] [PASSED] 60 VFs
[10:45:05] [PASSED] 61 VFs
[10:45:05] [PASSED] 62 VFs
[10:45:05] [PASSED] 63 VFs
[10:45:05] ================== [PASSED] fair_contexts ==================
[10:45:05] ===================== fair_doorbells ======================
[10:45:05] [PASSED] 1 VF
[10:45:05] [PASSED] 2 VFs
[10:45:05] [PASSED] 3 VFs
[10:45:05] [PASSED] 4 VFs
[10:45:05] [PASSED] 5 VFs
[10:45:05] [PASSED] 6 VFs
[10:45:05] [PASSED] 7 VFs
[10:45:05] [PASSED] 8 VFs
[10:45:05] [PASSED] 9 VFs
[10:45:05] [PASSED] 10 VFs
[10:45:05] [PASSED] 11 VFs
[10:45:05] [PASSED] 12 VFs
[10:45:05] [PASSED] 13 VFs
[10:45:05] [PASSED] 14 VFs
[10:45:05] [PASSED] 15 VFs
[10:45:05] [PASSED] 16 VFs
[10:45:05] [PASSED] 17 VFs
[10:45:05] [PASSED] 18 VFs
[10:45:05] [PASSED] 19 VFs
[10:45:05] [PASSED] 20 VFs
[10:45:05] [PASSED] 21 VFs
[10:45:05] [PASSED] 22 VFs
[10:45:05] [PASSED] 23 VFs
[10:45:05] [PASSED] 24 VFs
[10:45:05] [PASSED] 25 VFs
[10:45:05] [PASSED] 26 VFs
[10:45:05] [PASSED] 27 VFs
[10:45:05] [PASSED] 28 VFs
[10:45:05] [PASSED] 29 VFs
[10:45:05] [PASSED] 30 VFs
[10:45:05] [PASSED] 31 VFs
[10:45:05] [PASSED] 32 VFs
[10:45:05] [PASSED] 33 VFs
[10:45:05] [PASSED] 34 VFs
[10:45:05] [PASSED] 35 VFs
[10:45:05] [PASSED] 36 VFs
[10:45:05] [PASSED] 37 VFs
[10:45:05] [PASSED] 38 VFs
[10:45:05] [PASSED] 39 VFs
[10:45:05] [PASSED] 40 VFs
[10:45:05] [PASSED] 41 VFs
[10:45:05] [PASSED] 42 VFs
[10:45:05] [PASSED] 43 VFs
[10:45:05] [PASSED] 44 VFs
[10:45:05] [PASSED] 45 VFs
[10:45:05] [PASSED] 46 VFs
[10:45:05] [PASSED] 47 VFs
[10:45:05] [PASSED] 48 VFs
[10:45:05] [PASSED] 49 VFs
[10:45:05] [PASSED] 50 VFs
[10:45:05] [PASSED] 51 VFs
[10:45:05] [PASSED] 52 VFs
[10:45:05] [PASSED] 53 VFs
[10:45:05] [PASSED] 54 VFs
[10:45:05] [PASSED] 55 VFs
[10:45:05] [PASSED] 56 VFs
[10:45:05] [PASSED] 57 VFs
[10:45:05] [PASSED] 58 VFs
[10:45:05] [PASSED] 59 VFs
[10:45:05] [PASSED] 60 VFs
[10:45:05] [PASSED] 61 VFs
[10:45:05] [PASSED] 62 VFs
[10:45:05] [PASSED] 63 VFs
[10:45:05] ================= [PASSED] fair_doorbells ==================
[10:45:05] ======================== fair_ggtt ========================
[10:45:05] [PASSED] 1 VF
[10:45:05] [PASSED] 2 VFs
[10:45:05] [PASSED] 3 VFs
[10:45:05] [PASSED] 4 VFs
[10:45:05] [PASSED] 5 VFs
[10:45:05] [PASSED] 6 VFs
[10:45:05] [PASSED] 7 VFs
[10:45:05] [PASSED] 8 VFs
[10:45:05] [PASSED] 9 VFs
[10:45:05] [PASSED] 10 VFs
[10:45:05] [PASSED] 11 VFs
[10:45:05] [PASSED] 12 VFs
[10:45:05] [PASSED] 13 VFs
[10:45:05] [PASSED] 14 VFs
[10:45:05] [PASSED] 15 VFs
[10:45:05] [PASSED] 16 VFs
[10:45:05] [PASSED] 17 VFs
[10:45:05] [PASSED] 18 VFs
[10:45:05] [PASSED] 19 VFs
[10:45:05] [PASSED] 20 VFs
[10:45:05] [PASSED] 21 VFs
[10:45:05] [PASSED] 22 VFs
[10:45:05] [PASSED] 23 VFs
[10:45:05] [PASSED] 24 VFs
[10:45:05] [PASSED] 25 VFs
[10:45:05] [PASSED] 26 VFs
[10:45:05] [PASSED] 27 VFs
[10:45:05] [PASSED] 28 VFs
[10:45:05] [PASSED] 29 VFs
[10:45:05] [PASSED] 30 VFs
[10:45:05] [PASSED] 31 VFs
[10:45:05] [PASSED] 32 VFs
[10:45:05] [PASSED] 33 VFs
[10:45:05] [PASSED] 34 VFs
[10:45:05] [PASSED] 35 VFs
[10:45:05] [PASSED] 36 VFs
[10:45:05] [PASSED] 37 VFs
[10:45:05] [PASSED] 38 VFs
[10:45:05] [PASSED] 39 VFs
[10:45:05] [PASSED] 40 VFs
[10:45:05] [PASSED] 41 VFs
[10:45:05] [PASSED] 42 VFs
[10:45:05] [PASSED] 43 VFs
[10:45:05] [PASSED] 44 VFs
[10:45:05] [PASSED] 45 VFs
[10:45:05] [PASSED] 46 VFs
[10:45:05] [PASSED] 47 VFs
[10:45:05] [PASSED] 48 VFs
[10:45:05] [PASSED] 49 VFs
[10:45:05] [PASSED] 50 VFs
[10:45:05] [PASSED] 51 VFs
[10:45:05] [PASSED] 52 VFs
[10:45:05] [PASSED] 53 VFs
[10:45:05] [PASSED] 54 VFs
[10:45:05] [PASSED] 55 VFs
[10:45:05] [PASSED] 56 VFs
[10:45:05] [PASSED] 57 VFs
[10:45:05] [PASSED] 58 VFs
[10:45:05] [PASSED] 59 VFs
[10:45:05] [PASSED] 60 VFs
[10:45:05] [PASSED] 61 VFs
[10:45:05] [PASSED] 62 VFs
[10:45:05] [PASSED] 63 VFs
[10:45:05] ==================== [PASSED] fair_ggtt ====================
[10:45:05] ======================== fair_vram ========================
[10:45:05] [PASSED] 1 VF
[10:45:05] [PASSED] 2 VFs
[10:45:05] [PASSED] 3 VFs
[10:45:05] [PASSED] 4 VFs
[10:45:05] [PASSED] 5 VFs
[10:45:05] [PASSED] 6 VFs
[10:45:05] [PASSED] 7 VFs
[10:45:05] [PASSED] 8 VFs
[10:45:05] [PASSED] 9 VFs
[10:45:05] [PASSED] 10 VFs
[10:45:05] [PASSED] 11 VFs
[10:45:05] [PASSED] 12 VFs
[10:45:05] [PASSED] 13 VFs
[10:45:05] [PASSED] 14 VFs
[10:45:05] [PASSED] 15 VFs
[10:45:05] [PASSED] 16 VFs
[10:45:05] [PASSED] 17 VFs
[10:45:05] [PASSED] 18 VFs
[10:45:05] [PASSED] 19 VFs
[10:45:05] [PASSED] 20 VFs
[10:45:05] [PASSED] 21 VFs
[10:45:05] [PASSED] 22 VFs
[10:45:05] [PASSED] 23 VFs
[10:45:05] [PASSED] 24 VFs
[10:45:05] [PASSED] 25 VFs
[10:45:05] [PASSED] 26 VFs
[10:45:05] [PASSED] 27 VFs
[10:45:05] [PASSED] 28 VFs
[10:45:05] [PASSED] 29 VFs
[10:45:05] [PASSED] 30 VFs
[10:45:05] [PASSED] 31 VFs
[10:45:05] [PASSED] 32 VFs
[10:45:05] [PASSED] 33 VFs
[10:45:05] [PASSED] 34 VFs
[10:45:05] [PASSED] 35 VFs
[10:45:05] [PASSED] 36 VFs
[10:45:05] [PASSED] 37 VFs
[10:45:05] [PASSED] 38 VFs
[10:45:05] [PASSED] 39 VFs
[10:45:05] [PASSED] 40 VFs
[10:45:05] [PASSED] 41 VFs
[10:45:05] [PASSED] 42 VFs
[10:45:05] [PASSED] 43 VFs
[10:45:05] [PASSED] 44 VFs
[10:45:05] [PASSED] 45 VFs
[10:45:05] [PASSED] 46 VFs
[10:45:05] [PASSED] 47 VFs
[10:45:05] [PASSED] 48 VFs
[10:45:05] [PASSED] 49 VFs
[10:45:05] [PASSED] 50 VFs
[10:45:05] [PASSED] 51 VFs
[10:45:05] [PASSED] 52 VFs
[10:45:05] [PASSED] 53 VFs
[10:45:05] [PASSED] 54 VFs
[10:45:05] [PASSED] 55 VFs
[10:45:05] [PASSED] 56 VFs
[10:45:05] [PASSED] 57 VFs
[10:45:05] [PASSED] 58 VFs
[10:45:05] [PASSED] 59 VFs
[10:45:05] [PASSED] 60 VFs
[10:45:05] [PASSED] 61 VFs
[10:45:05] [PASSED] 62 VFs
[10:45:05] [PASSED] 63 VFs
[10:45:05] ==================== [PASSED] fair_vram ====================
[10:45:05] ================== [PASSED] pf_gt_config ===================
[10:45:05] ===================== lmtt (1 subtest) =====================
[10:45:05] ======================== test_ops =========================
[10:45:05] [PASSED] 2-level
[10:45:05] [PASSED] multi-level
[10:45:05] ==================== [PASSED] test_ops =====================
[10:45:05] ====================== [PASSED] lmtt =======================
[10:45:05] ================= pf_service (11 subtests) =================
[10:45:05] [PASSED] pf_negotiate_any
[10:45:05] [PASSED] pf_negotiate_base_match
[10:45:05] [PASSED] pf_negotiate_base_newer
[10:45:05] [PASSED] pf_negotiate_base_next
[10:45:05] [SKIPPED] pf_negotiate_base_older
[10:45:05] [PASSED] pf_negotiate_base_prev
[10:45:05] [PASSED] pf_negotiate_latest_match
[10:45:05] [PASSED] pf_negotiate_latest_newer
[10:45:05] [PASSED] pf_negotiate_latest_next
[10:45:05] [SKIPPED] pf_negotiate_latest_older
[10:45:05] [SKIPPED] pf_negotiate_latest_prev
[10:45:05] =================== [PASSED] pf_service ====================
[10:45:05] ================= xe_guc_g2g (2 subtests) ==================
[10:45:05] ============== xe_live_guc_g2g_kunit_default ==============
[10:45:05] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[10:45:05] ============== xe_live_guc_g2g_kunit_allmem ===============
[10:45:05] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[10:45:05] =================== [SKIPPED] xe_guc_g2g ===================
[10:45:05] =================== xe_mocs (2 subtests) ===================
[10:45:05] ================ xe_live_mocs_kernel_kunit ================
[10:45:05] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[10:45:05] ================ xe_live_mocs_reset_kunit =================
[10:45:05] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[10:45:05] ==================== [SKIPPED] xe_mocs =====================
[10:45:05] ================= xe_migrate (2 subtests) ==================
[10:45:05] ================= xe_migrate_sanity_kunit =================
[10:45:05] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[10:45:05] ================== xe_validate_ccs_kunit ==================
[10:45:05] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[10:45:05] =================== [SKIPPED] xe_migrate ===================
[10:45:05] ================== xe_dma_buf (1 subtest) ==================
[10:45:05] ==================== xe_dma_buf_kunit =====================
[10:45:05] ================ [SKIPPED] xe_dma_buf_kunit ================
[10:45:05] =================== [SKIPPED] xe_dma_buf ===================
[10:45:05] ================= xe_bo_shrink (1 subtest) =================
[10:45:05] =================== xe_bo_shrink_kunit ====================
[10:45:05] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[10:45:05] ================== [SKIPPED] xe_bo_shrink ==================
[10:45:05] ==================== xe_bo (2 subtests) ====================
[10:45:05] ================== xe_ccs_migrate_kunit ===================
[10:45:05] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[10:45:05] ==================== xe_bo_evict_kunit ====================
[10:45:05] =============== [SKIPPED] xe_bo_evict_kunit ================
[10:45:05] ===================== [SKIPPED] xe_bo ======================
[10:45:05] ==================== args (13 subtests) ====================
[10:45:05] [PASSED] count_args_test
[10:45:05] [PASSED] call_args_example
[10:45:05] [PASSED] call_args_test
[10:45:05] [PASSED] drop_first_arg_example
[10:45:05] [PASSED] drop_first_arg_test
[10:45:05] [PASSED] first_arg_example
[10:45:05] [PASSED] first_arg_test
[10:45:05] [PASSED] last_arg_example
[10:45:05] [PASSED] last_arg_test
[10:45:05] [PASSED] pick_arg_example
[10:45:05] [PASSED] if_args_example
[10:45:05] [PASSED] if_args_test
[10:45:05] [PASSED] sep_comma_example
[10:45:05] ====================== [PASSED] args =======================
[10:45:05] =================== xe_pci (3 subtests) ====================
[10:45:05] ==================== check_graphics_ip ====================
[10:45:05] [PASSED] 12.00 Xe_LP
[10:45:05] [PASSED] 12.10 Xe_LP+
[10:45:05] [PASSED] 12.55 Xe_HPG
[10:45:05] [PASSED] 12.60 Xe_HPC
[10:45:05] [PASSED] 12.70 Xe_LPG
[10:45:05] [PASSED] 12.71 Xe_LPG
[10:45:05] [PASSED] 12.74 Xe_LPG+
[10:45:05] [PASSED] 20.01 Xe2_HPG
[10:45:05] [PASSED] 20.02 Xe2_HPG
[10:45:05] [PASSED] 20.04 Xe2_LPG
[10:45:05] [PASSED] 30.00 Xe3_LPG
[10:45:05] [PASSED] 30.01 Xe3_LPG
[10:45:05] [PASSED] 30.03 Xe3_LPG
[10:45:05] [PASSED] 30.04 Xe3_LPG
[10:45:05] [PASSED] 30.05 Xe3_LPG
[10:45:05] [PASSED] 35.10 Xe3p_LPG
[10:45:05] [PASSED] 35.11 Xe3p_XPC
[10:45:05] ================ [PASSED] check_graphics_ip ================
[10:45:05] ===================== check_media_ip ======================
[10:45:05] [PASSED] 12.00 Xe_M
[10:45:05] [PASSED] 12.55 Xe_HPM
[10:45:05] [PASSED] 13.00 Xe_LPM+
[10:45:05] [PASSED] 13.01 Xe2_HPM
[10:45:05] [PASSED] 20.00 Xe2_LPM
[10:45:05] [PASSED] 30.00 Xe3_LPM
[10:45:05] [PASSED] 30.02 Xe3_LPM
[10:45:05] [PASSED] 35.00 Xe3p_LPM
[10:45:05] [PASSED] 35.03 Xe3p_HPM
[10:45:05] ================= [PASSED] check_media_ip ==================
[10:45:05] =================== check_platform_desc ===================
[10:45:05] [PASSED] 0x9A60 (TIGERLAKE)
[10:45:05] [PASSED] 0x9A68 (TIGERLAKE)
[10:45:05] [PASSED] 0x9A70 (TIGERLAKE)
[10:45:05] [PASSED] 0x9A40 (TIGERLAKE)
[10:45:05] [PASSED] 0x9A49 (TIGERLAKE)
[10:45:05] [PASSED] 0x9A59 (TIGERLAKE)
[10:45:05] [PASSED] 0x9A78 (TIGERLAKE)
[10:45:05] [PASSED] 0x9AC0 (TIGERLAKE)
[10:45:05] [PASSED] 0x9AC9 (TIGERLAKE)
[10:45:05] [PASSED] 0x9AD9 (TIGERLAKE)
[10:45:05] [PASSED] 0x9AF8 (TIGERLAKE)
[10:45:05] [PASSED] 0x4C80 (ROCKETLAKE)
[10:45:05] [PASSED] 0x4C8A (ROCKETLAKE)
[10:45:05] [PASSED] 0x4C8B (ROCKETLAKE)
[10:45:05] [PASSED] 0x4C8C (ROCKETLAKE)
[10:45:05] [PASSED] 0x4C90 (ROCKETLAKE)
[10:45:05] [PASSED] 0x4C9A (ROCKETLAKE)
[10:45:05] [PASSED] 0x4680 (ALDERLAKE_S)
[10:45:05] [PASSED] 0x4682 (ALDERLAKE_S)
[10:45:05] [PASSED] 0x4688 (ALDERLAKE_S)
[10:45:05] [PASSED] 0x468A (ALDERLAKE_S)
[10:45:05] [PASSED] 0x468B (ALDERLAKE_S)
[10:45:05] [PASSED] 0x4690 (ALDERLAKE_S)
[10:45:05] [PASSED] 0x4692 (ALDERLAKE_S)
[10:45:05] [PASSED] 0x4693 (ALDERLAKE_S)
[10:45:05] [PASSED] 0x46A0 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46A1 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46A2 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46A3 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46A6 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46A8 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46AA (ALDERLAKE_P)
[10:45:05] [PASSED] 0x462A (ALDERLAKE_P)
[10:45:05] [PASSED] 0x4626 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x4628 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46B0 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46B1 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46B2 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46B3 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46C0 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46C1 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46C2 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46C3 (ALDERLAKE_P)
[10:45:05] [PASSED] 0x46D0 (ALDERLAKE_N)
[10:45:05] [PASSED] 0x46D1 (ALDERLAKE_N)
[10:45:05] [PASSED] 0x46D2 (ALDERLAKE_N)
[10:45:05] [PASSED] 0x46D3 (ALDERLAKE_N)
[10:45:05] [PASSED] 0x46D4 (ALDERLAKE_N)
[10:45:05] [PASSED] 0xA721 (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7A1 (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7A9 (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7AC (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7AD (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA720 (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7A0 (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7A8 (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7AA (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA7AB (ALDERLAKE_P)
[10:45:05] [PASSED] 0xA780 (ALDERLAKE_S)
[10:45:05] [PASSED] 0xA781 (ALDERLAKE_S)
[10:45:05] [PASSED] 0xA782 (ALDERLAKE_S)
[10:45:05] [PASSED] 0xA783 (ALDERLAKE_S)
[10:45:05] [PASSED] 0xA788 (ALDERLAKE_S)
[10:45:05] [PASSED] 0xA789 (ALDERLAKE_S)
[10:45:05] [PASSED] 0xA78A (ALDERLAKE_S)
[10:45:05] [PASSED] 0xA78B (ALDERLAKE_S)
[10:45:05] [PASSED] 0x4905 (DG1)
[10:45:05] [PASSED] 0x4906 (DG1)
[10:45:05] [PASSED] 0x4907 (DG1)
[10:45:05] [PASSED] 0x4908 (DG1)
[10:45:05] [PASSED] 0x4909 (DG1)
[10:45:05] [PASSED] 0x56C0 (DG2)
[10:45:05] [PASSED] 0x56C2 (DG2)
[10:45:05] [PASSED] 0x56C1 (DG2)
[10:45:05] [PASSED] 0x7D51 (METEORLAKE)
[10:45:05] [PASSED] 0x7DD1 (METEORLAKE)
[10:45:05] [PASSED] 0x7D41 (METEORLAKE)
[10:45:05] [PASSED] 0x7D67 (METEORLAKE)
[10:45:05] [PASSED] 0xB640 (METEORLAKE)
[10:45:05] [PASSED] 0x56A0 (DG2)
[10:45:05] [PASSED] 0x56A1 (DG2)
[10:45:05] [PASSED] 0x56A2 (DG2)
[10:45:05] [PASSED] 0x56BE (DG2)
[10:45:05] [PASSED] 0x56BF (DG2)
[10:45:05] [PASSED] 0x5690 (DG2)
[10:45:05] [PASSED] 0x5691 (DG2)
[10:45:05] [PASSED] 0x5692 (DG2)
[10:45:05] [PASSED] 0x56A5 (DG2)
[10:45:05] [PASSED] 0x56A6 (DG2)
[10:45:05] [PASSED] 0x56B0 (DG2)
[10:45:05] [PASSED] 0x56B1 (DG2)
[10:45:05] [PASSED] 0x56BA (DG2)
[10:45:05] [PASSED] 0x56BB (DG2)
[10:45:05] [PASSED] 0x56BC (DG2)
[10:45:05] [PASSED] 0x56BD (DG2)
[10:45:05] [PASSED] 0x5693 (DG2)
[10:45:05] [PASSED] 0x5694 (DG2)
[10:45:05] [PASSED] 0x5695 (DG2)
[10:45:05] [PASSED] 0x56A3 (DG2)
[10:45:05] [PASSED] 0x56A4 (DG2)
[10:45:05] [PASSED] 0x56B2 (DG2)
[10:45:05] [PASSED] 0x56B3 (DG2)
[10:45:05] [PASSED] 0x5696 (DG2)
[10:45:05] [PASSED] 0x5697 (DG2)
[10:45:05] [PASSED] 0xB69 (PVC)
[10:45:05] [PASSED] 0xB6E (PVC)
[10:45:05] [PASSED] 0xBD4 (PVC)
[10:45:05] [PASSED] 0xBD5 (PVC)
[10:45:05] [PASSED] 0xBD6 (PVC)
[10:45:05] [PASSED] 0xBD7 (PVC)
[10:45:05] [PASSED] 0xBD8 (PVC)
[10:45:05] [PASSED] 0xBD9 (PVC)
[10:45:05] [PASSED] 0xBDA (PVC)
[10:45:05] [PASSED] 0xBDB (PVC)
[10:45:05] [PASSED] 0xBE0 (PVC)
[10:45:05] [PASSED] 0xBE1 (PVC)
[10:45:05] [PASSED] 0xBE5 (PVC)
[10:45:05] [PASSED] 0x7D40 (METEORLAKE)
[10:45:05] [PASSED] 0x7D45 (METEORLAKE)
[10:45:05] [PASSED] 0x7D55 (METEORLAKE)
[10:45:05] [PASSED] 0x7D60 (METEORLAKE)
[10:45:05] [PASSED] 0x7DD5 (METEORLAKE)
[10:45:05] [PASSED] 0x6420 (LUNARLAKE)
[10:45:05] [PASSED] 0x64A0 (LUNARLAKE)
[10:45:05] [PASSED] 0x64B0 (LUNARLAKE)
[10:45:05] [PASSED] 0xE202 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE209 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE20B (BATTLEMAGE)
[10:45:05] [PASSED] 0xE20C (BATTLEMAGE)
[10:45:05] [PASSED] 0xE20D (BATTLEMAGE)
[10:45:05] [PASSED] 0xE210 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE211 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE212 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE216 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE220 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE221 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE222 (BATTLEMAGE)
[10:45:05] [PASSED] 0xE223 (BATTLEMAGE)
[10:45:05] [PASSED] 0xB080 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB081 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB082 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB083 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB084 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB085 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB086 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB087 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB08F (PANTHERLAKE)
[10:45:05] [PASSED] 0xB090 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB0A0 (PANTHERLAKE)
[10:45:05] [PASSED] 0xB0B0 (PANTHERLAKE)
[10:45:05] [PASSED] 0xFD80 (PANTHERLAKE)
[10:45:05] [PASSED] 0xFD81 (PANTHERLAKE)
[10:45:05] [PASSED] 0xD740 (NOVALAKE_S)
[10:45:05] [PASSED] 0xD741 (NOVALAKE_S)
[10:45:05] [PASSED] 0xD742 (NOVALAKE_S)
[10:45:05] [PASSED] 0xD743 (NOVALAKE_S)
[10:45:05] [PASSED] 0xD744 (NOVALAKE_S)
[10:45:05] [PASSED] 0xD745 (NOVALAKE_S)
[10:45:05] [PASSED] 0x674C (CRESCENTISLAND)
[10:45:05] [PASSED] 0xD750 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD751 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD752 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD753 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD754 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD755 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD756 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD757 (NOVALAKE_P)
[10:45:05] [PASSED] 0xD75F (NOVALAKE_P)
[10:45:05] =============== [PASSED] check_platform_desc ===============
[10:45:05] ===================== [PASSED] xe_pci ======================
[10:45:05] =================== xe_rtp (2 subtests) ====================
[10:45:05] =============== xe_rtp_process_to_sr_tests ================
[10:45:05] [PASSED] coalesce-same-reg
[10:45:05] [PASSED] no-match-no-add
[10:45:05] [PASSED] match-or
[10:45:05] [PASSED] match-or-xfail
[10:45:05] [PASSED] no-match-no-add-multiple-rules
[10:45:05] [PASSED] two-regs-two-entries
[10:45:05] [PASSED] clr-one-set-other
[10:45:05] [PASSED] set-field
[10:45:05] [PASSED] conflict-duplicate
[10:45:05] [PASSED] conflict-not-disjoint
[10:45:05] [PASSED] conflict-reg-type
[10:45:05] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[10:45:05] ================== xe_rtp_process_tests ===================
[10:45:05] [PASSED] active1
[10:45:05] [PASSED] active2
[10:45:05] [PASSED] active-inactive
[10:45:05] [PASSED] inactive-active
[10:45:05] [PASSED] inactive-1st_or_active-inactive
[10:45:05] [PASSED] inactive-2nd_or_active-inactive
[10:45:05] [PASSED] inactive-last_or_active-inactive
[10:45:05] [PASSED] inactive-no_or_active-inactive
[10:45:05] ============== [PASSED] xe_rtp_process_tests ===============
[10:45:05] ===================== [PASSED] xe_rtp ======================
[10:45:05] ==================== xe_wa (1 subtest) =====================
[10:45:05] ======================== xe_wa_gt =========================
[10:45:05] [PASSED] TIGERLAKE B0
[10:45:05] [PASSED] DG1 A0
[10:45:05] [PASSED] DG1 B0
[10:45:05] [PASSED] ALDERLAKE_S A0
[10:45:05] [PASSED] ALDERLAKE_S B0
[10:45:05] [PASSED] ALDERLAKE_S C0
[10:45:05] [PASSED] ALDERLAKE_S D0
[10:45:05] [PASSED] ALDERLAKE_P A0
[10:45:05] [PASSED] ALDERLAKE_P B0
[10:45:05] [PASSED] ALDERLAKE_P C0
[10:45:05] [PASSED] ALDERLAKE_S RPLS D0
[10:45:05] [PASSED] ALDERLAKE_P RPLU E0
[10:45:05] [PASSED] DG2 G10 C0
[10:45:05] [PASSED] DG2 G11 B1
[10:45:05] [PASSED] DG2 G12 A1
[10:45:05] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[10:45:05] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[10:45:05] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[10:45:05] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[10:45:05] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[10:45:05] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[10:45:05] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[10:45:05] ==================== [PASSED] xe_wa_gt =====================
[10:45:05] ====================== [PASSED] xe_wa ======================
[10:45:05] ============================================================
[10:45:05] Testing complete. Ran 597 tests: passed: 579, skipped: 18
[10:45:05] Elapsed time: 68.148s total, 11.957s configuring, 54.969s building, 1.173s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[10:45:06] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[10:45:11] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=25
[10:45:57] Starting KUnit Kernel (1/1)...
[10:45:57] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[10:45:57] ============ drm_test_pick_cmdline (2 subtests) ============
[10:45:57] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[10:45:57] =============== drm_test_pick_cmdline_named ===============
[10:45:57] [PASSED] NTSC
[10:45:57] [PASSED] NTSC-J
[10:45:57] [PASSED] PAL
[10:45:57] [PASSED] PAL-M
[10:45:57] =========== [PASSED] drm_test_pick_cmdline_named ===========
[10:45:57] ============== [PASSED] drm_test_pick_cmdline ==============
[10:45:57] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[10:45:57] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[10:45:57] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[10:45:57] =========== drm_validate_clone_mode (2 subtests) ===========
[10:45:57] ============== drm_test_check_in_clone_mode ===============
[10:45:57] [PASSED] in_clone_mode
[10:45:57] [PASSED] not_in_clone_mode
[10:45:57] ========== [PASSED] drm_test_check_in_clone_mode ===========
[10:45:57] =============== drm_test_check_valid_clones ===============
[10:45:57] [PASSED] not_in_clone_mode
[10:45:57] [PASSED] valid_clone
[10:45:57] [PASSED] invalid_clone
[10:45:57] =========== [PASSED] drm_test_check_valid_clones ===========
[10:45:57] ============= [PASSED] drm_validate_clone_mode =============
[10:45:57] ============= drm_validate_modeset (1 subtest) =============
[10:45:57] [PASSED] drm_test_check_connector_changed_modeset
[10:45:57] ============== [PASSED] drm_validate_modeset ===============
[10:45:57] ====== drm_test_bridge_get_current_state (2 subtests) ======
[10:45:57] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[10:45:57] [PASSED] drm_test_drm_bridge_get_current_state_legacy
[10:45:57] ======== [PASSED] drm_test_bridge_get_current_state ========
[10:45:57] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[10:45:57] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[10:45:57] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[10:45:57] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy
[10:45:57] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[10:45:57] ============== drm_bridge_alloc (2 subtests) ===============
[10:45:57] [PASSED] drm_test_drm_bridge_alloc_basic
[10:45:57] [PASSED] drm_test_drm_bridge_alloc_get_put
[10:45:57] ================ [PASSED] drm_bridge_alloc =================
[10:45:57] ============= drm_cmdline_parser (40 subtests) =============
[10:45:57] [PASSED] drm_test_cmdline_force_d_only
[10:45:57] [PASSED] drm_test_cmdline_force_D_only_dvi
[10:45:57] [PASSED] drm_test_cmdline_force_D_only_hdmi
[10:45:57] [PASSED] drm_test_cmdline_force_D_only_not_digital
[10:45:57] [PASSED] drm_test_cmdline_force_e_only
[10:45:57] [PASSED] drm_test_cmdline_res
[10:45:57] [PASSED] drm_test_cmdline_res_vesa
[10:45:57] [PASSED] drm_test_cmdline_res_vesa_rblank
[10:45:57] [PASSED] drm_test_cmdline_res_rblank
[10:45:57] [PASSED] drm_test_cmdline_res_bpp
[10:45:57] [PASSED] drm_test_cmdline_res_refresh
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[10:45:57] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[10:45:57] [PASSED] drm_test_cmdline_res_margins_force_on
[10:45:57] [PASSED] drm_test_cmdline_res_vesa_margins
[10:45:57] [PASSED] drm_test_cmdline_name
[10:45:57] [PASSED] drm_test_cmdline_name_bpp
[10:45:57] [PASSED] drm_test_cmdline_name_option
[10:45:57] [PASSED] drm_test_cmdline_name_bpp_option
[10:45:57] [PASSED] drm_test_cmdline_rotate_0
[10:45:57] [PASSED] drm_test_cmdline_rotate_90
[10:45:57] [PASSED] drm_test_cmdline_rotate_180
[10:45:57] [PASSED] drm_test_cmdline_rotate_270
[10:45:57] [PASSED] drm_test_cmdline_hmirror
[10:45:57] [PASSED] drm_test_cmdline_vmirror
[10:45:57] [PASSED] drm_test_cmdline_margin_options
[10:45:57] [PASSED] drm_test_cmdline_multiple_options
[10:45:57] [PASSED] drm_test_cmdline_bpp_extra_and_option
[10:45:57] [PASSED] drm_test_cmdline_extra_and_option
[10:45:57] [PASSED] drm_test_cmdline_freestanding_options
[10:45:57] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[10:45:57] [PASSED] drm_test_cmdline_panel_orientation
[10:45:57] ================ drm_test_cmdline_invalid =================
[10:45:57] [PASSED] margin_only
[10:45:57] [PASSED] interlace_only
[10:45:57] [PASSED] res_missing_x
[10:45:57] [PASSED] res_missing_y
[10:45:57] [PASSED] res_bad_y
[10:45:57] [PASSED] res_missing_y_bpp
[10:45:57] [PASSED] res_bad_bpp
[10:45:57] [PASSED] res_bad_refresh
[10:45:57] [PASSED] res_bpp_refresh_force_on_off
[10:45:57] [PASSED] res_invalid_mode
[10:45:57] [PASSED] res_bpp_wrong_place_mode
[10:45:57] [PASSED] name_bpp_refresh
[10:45:57] [PASSED] name_refresh
[10:45:57] [PASSED] name_refresh_wrong_mode
[10:45:57] [PASSED] name_refresh_invalid_mode
[10:45:57] [PASSED] rotate_multiple
[10:45:57] [PASSED] rotate_invalid_val
[10:45:57] [PASSED] rotate_truncated
[10:45:57] [PASSED] invalid_option
[10:45:57] [PASSED] invalid_tv_option
[10:45:57] [PASSED] truncated_tv_option
[10:45:57] ============ [PASSED] drm_test_cmdline_invalid =============
[10:45:57] =============== drm_test_cmdline_tv_options ===============
[10:45:57] [PASSED] NTSC
[10:45:57] [PASSED] NTSC_443
[10:45:57] [PASSED] NTSC_J
[10:45:57] [PASSED] PAL
[10:45:57] [PASSED] PAL_M
[10:45:57] [PASSED] PAL_N
[10:45:57] [PASSED] SECAM
[10:45:57] [PASSED] MONO_525
[10:45:57] [PASSED] MONO_625
[10:45:57] =========== [PASSED] drm_test_cmdline_tv_options ===========
[10:45:57] =============== [PASSED] drm_cmdline_parser ================
[10:45:57] ========== drmm_connector_hdmi_init (20 subtests) ==========
[10:45:57] [PASSED] drm_test_connector_hdmi_init_valid
[10:45:57] [PASSED] drm_test_connector_hdmi_init_bpc_8
[10:45:57] [PASSED] drm_test_connector_hdmi_init_bpc_10
[10:45:57] [PASSED] drm_test_connector_hdmi_init_bpc_12
[10:45:57] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[10:45:57] [PASSED] drm_test_connector_hdmi_init_bpc_null
[10:45:57] [PASSED] drm_test_connector_hdmi_init_formats_empty
[10:45:57] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[10:45:57] === drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[10:45:57] [PASSED] supported_formats=0x9 yuv420_allowed=1
[10:45:57] [PASSED] supported_formats=0x9 yuv420_allowed=0
[10:45:57] [PASSED] supported_formats=0x5 yuv420_allowed=1
[10:45:57] [PASSED] supported_formats=0x5 yuv420_allowed=0
[10:45:57] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[10:45:57] [PASSED] drm_test_connector_hdmi_init_null_ddc
[10:45:57] [PASSED] drm_test_connector_hdmi_init_null_product
[10:45:57] [PASSED] drm_test_connector_hdmi_init_null_vendor
[10:45:57] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[10:45:57] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[10:45:57] [PASSED] drm_test_connector_hdmi_init_product_valid
[10:45:57] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[10:45:57] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[10:45:57] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[10:45:57] ========= drm_test_connector_hdmi_init_type_valid =========
[10:45:57] [PASSED] HDMI-A
[10:45:57] [PASSED] HDMI-B
[10:45:57] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[10:45:57] ======== drm_test_connector_hdmi_init_type_invalid ========
[10:45:57] [PASSED] Unknown
[10:45:57] [PASSED] VGA
[10:45:57] [PASSED] DVI-I
[10:45:57] [PASSED] DVI-D
[10:45:57] [PASSED] DVI-A
[10:45:57] [PASSED] Composite
[10:45:57] [PASSED] SVIDEO
[10:45:57] [PASSED] LVDS
[10:45:57] [PASSED] Component
[10:45:57] [PASSED] DIN
[10:45:57] [PASSED] DP
[10:45:57] [PASSED] TV
[10:45:57] [PASSED] eDP
[10:45:57] [PASSED] Virtual
[10:45:57] [PASSED] DSI
[10:45:57] [PASSED] DPI
[10:45:57] [PASSED] Writeback
[10:45:57] [PASSED] SPI
[10:45:57] [PASSED] USB
[10:45:57] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[10:45:57] ============ [PASSED] drmm_connector_hdmi_init =============
[10:45:57] ============= drmm_connector_init (3 subtests) =============
[10:45:57] [PASSED] drm_test_drmm_connector_init
[10:45:57] [PASSED] drm_test_drmm_connector_init_null_ddc
[10:45:57] ========= drm_test_drmm_connector_init_type_valid =========
[10:45:57] [PASSED] Unknown
[10:45:57] [PASSED] VGA
[10:45:57] [PASSED] DVI-I
[10:45:57] [PASSED] DVI-D
[10:45:57] [PASSED] DVI-A
[10:45:57] [PASSED] Composite
[10:45:57] [PASSED] SVIDEO
[10:45:57] [PASSED] LVDS
[10:45:57] [PASSED] Component
[10:45:57] [PASSED] DIN
[10:45:57] [PASSED] DP
[10:45:57] [PASSED] HDMI-A
[10:45:57] [PASSED] HDMI-B
[10:45:57] [PASSED] TV
[10:45:57] [PASSED] eDP
[10:45:57] [PASSED] Virtual
[10:45:57] [PASSED] DSI
[10:45:57] [PASSED] DPI
[10:45:57] [PASSED] Writeback
[10:45:57] [PASSED] SPI
[10:45:57] [PASSED] USB
[10:45:57] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[10:45:57] =============== [PASSED] drmm_connector_init ===============
[10:45:57] ========= drm_connector_dynamic_init (6 subtests) ==========
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_init
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_init_properties
[10:45:57] ===== drm_test_drm_connector_dynamic_init_type_valid ======
[10:45:57] [PASSED] Unknown
[10:45:57] [PASSED] VGA
[10:45:57] [PASSED] DVI-I
[10:45:57] [PASSED] DVI-D
[10:45:57] [PASSED] DVI-A
[10:45:57] [PASSED] Composite
[10:45:57] [PASSED] SVIDEO
[10:45:57] [PASSED] LVDS
[10:45:57] [PASSED] Component
[10:45:57] [PASSED] DIN
[10:45:57] [PASSED] DP
[10:45:57] [PASSED] HDMI-A
[10:45:57] [PASSED] HDMI-B
[10:45:57] [PASSED] TV
[10:45:57] [PASSED] eDP
[10:45:57] [PASSED] Virtual
[10:45:57] [PASSED] DSI
[10:45:57] [PASSED] DPI
[10:45:57] [PASSED] Writeback
[10:45:57] [PASSED] SPI
[10:45:57] [PASSED] USB
[10:45:57] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[10:45:57] ======== drm_test_drm_connector_dynamic_init_name =========
[10:45:57] [PASSED] Unknown
[10:45:57] [PASSED] VGA
[10:45:57] [PASSED] DVI-I
[10:45:57] [PASSED] DVI-D
[10:45:57] [PASSED] DVI-A
[10:45:57] [PASSED] Composite
[10:45:57] [PASSED] SVIDEO
[10:45:57] [PASSED] LVDS
[10:45:57] [PASSED] Component
[10:45:57] [PASSED] DIN
[10:45:57] [PASSED] DP
[10:45:57] [PASSED] HDMI-A
[10:45:57] [PASSED] HDMI-B
[10:45:57] [PASSED] TV
[10:45:57] [PASSED] eDP
[10:45:57] [PASSED] Virtual
[10:45:57] [PASSED] DSI
[10:45:57] [PASSED] DPI
[10:45:57] [PASSED] Writeback
[10:45:57] [PASSED] SPI
[10:45:57] [PASSED] USB
[10:45:57] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[10:45:57] =========== [PASSED] drm_connector_dynamic_init ============
[10:45:57] ==== drm_connector_dynamic_register_early (4 subtests) =====
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[10:45:57] ====== [PASSED] drm_connector_dynamic_register_early =======
[10:45:57] ======= drm_connector_dynamic_register (7 subtests) ========
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[10:45:57] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[10:45:57] ========= [PASSED] drm_connector_dynamic_register ==========
[10:45:57] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[10:45:57] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[10:45:57] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[10:45:57] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[10:45:57] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[10:45:57] ========== drm_test_get_tv_mode_from_name_valid ===========
[10:45:57] [PASSED] NTSC
[10:45:57] [PASSED] NTSC-443
[10:45:57] [PASSED] NTSC-J
[10:45:57] [PASSED] PAL
[10:45:57] [PASSED] PAL-M
[10:45:57] [PASSED] PAL-N
[10:45:57] [PASSED] SECAM
[10:45:57] [PASSED] Mono
[10:45:57] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[10:45:57] [PASSED] drm_test_get_tv_mode_from_name_truncated
[10:45:57] ============ [PASSED] drm_get_tv_mode_from_name ============
[10:45:57] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[10:45:57] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[10:45:57] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[10:45:57] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[10:45:57] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[10:45:57] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[10:45:57] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[10:45:57] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid =
[10:45:57] [PASSED] VIC 96
[10:45:57] [PASSED] VIC 97
[10:45:57] [PASSED] VIC 101
[10:45:57] [PASSED] VIC 102
[10:45:57] [PASSED] VIC 106
[10:45:57] [PASSED] VIC 107
[10:45:57] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[10:45:57] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[10:45:57] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[10:45:57] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[10:45:57] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[10:45:57] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[10:45:57] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[10:45:57] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[10:45:57] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name ====
[10:45:57] [PASSED] Automatic
[10:45:57] [PASSED] Full
[10:45:57] [PASSED] Limited 16:235
[10:45:57] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[10:45:57] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[10:45:57] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[10:45:57] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[10:45:57] === drm_test_drm_hdmi_connector_get_output_format_name ====
[10:45:57] [PASSED] RGB
[10:45:57] [PASSED] YUV 4:2:0
[10:45:57] [PASSED] YUV 4:2:2
[10:45:57] [PASSED] YUV 4:4:4
[10:45:57] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[10:45:57] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[10:45:57] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[10:45:57] ============= drm_damage_helper (21 subtests) ==============
[10:45:57] [PASSED] drm_test_damage_iter_no_damage
[10:45:57] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[10:45:57] [PASSED] drm_test_damage_iter_no_damage_src_moved
[10:45:57] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[10:45:57] [PASSED] drm_test_damage_iter_no_damage_not_visible
[10:45:57] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[10:45:57] [PASSED] drm_test_damage_iter_no_damage_no_fb
[10:45:57] [PASSED] drm_test_damage_iter_simple_damage
[10:45:57] [PASSED] drm_test_damage_iter_single_damage
[10:45:57] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[10:45:57] [PASSED] drm_test_damage_iter_single_damage_outside_src
[10:45:57] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[10:45:57] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[10:45:57] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[10:45:57] [PASSED] drm_test_damage_iter_single_damage_src_moved
[10:45:57] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[10:45:57] [PASSED] drm_test_damage_iter_damage
[10:45:57] [PASSED] drm_test_damage_iter_damage_one_intersect
[10:45:57] [PASSED] drm_test_damage_iter_damage_one_outside
[10:45:57] [PASSED] drm_test_damage_iter_damage_src_moved
[10:45:57] [PASSED] drm_test_damage_iter_damage_not_visible
[10:45:57] ================ [PASSED] drm_damage_helper ================
[10:45:57] ============== drm_dp_mst_helper (3 subtests) ==============
[10:45:57] ============== drm_test_dp_mst_calc_pbn_mode ==============
[10:45:57] [PASSED] Clock 154000 BPP 30 DSC disabled
[10:45:57] [PASSED] Clock 234000 BPP 30 DSC disabled
[10:45:57] [PASSED] Clock 297000 BPP 24 DSC disabled
[10:45:57] [PASSED] Clock 332880 BPP 24 DSC enabled
[10:45:57] [PASSED] Clock 324540 BPP 24 DSC enabled
[10:45:57] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[10:45:57] ============== drm_test_dp_mst_calc_pbn_div ===============
[10:45:57] [PASSED] Link rate 2000000 lane count 4
[10:45:57] [PASSED] Link rate 2000000 lane count 2
[10:45:57] [PASSED] Link rate 2000000 lane count 1
[10:45:57] [PASSED] Link rate 1350000 lane count 4
[10:45:57] [PASSED] Link rate 1350000 lane count 2
[10:45:57] [PASSED] Link rate 1350000 lane count 1
[10:45:57] [PASSED] Link rate 1000000 lane count 4
[10:45:57] [PASSED] Link rate 1000000 lane count 2
[10:45:57] [PASSED] Link rate 1000000 lane count 1
[10:45:57] [PASSED] Link rate 810000 lane count 4
[10:45:57] [PASSED] Link rate 810000 lane count 2
[10:45:57] [PASSED] Link rate 810000 lane count 1
[10:45:57] [PASSED] Link rate 540000 lane count 4
[10:45:57] [PASSED] Link rate 540000 lane count 2
[10:45:57] [PASSED] Link rate 540000 lane count 1
[10:45:57] [PASSED] Link rate 270000 lane count 4
[10:45:57] [PASSED] Link rate 270000 lane count 2
[10:45:57] [PASSED] Link rate 270000 lane count 1
[10:45:57] [PASSED] Link rate 162000 lane count 4
[10:45:57] [PASSED] Link rate 162000 lane count 2
[10:45:57] [PASSED] Link rate 162000 lane count 1
[10:45:57] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[10:45:57] ========= drm_test_dp_mst_sideband_msg_req_decode =========
[10:45:57] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[10:45:57] [PASSED] DP_POWER_UP_PHY with port number
[10:45:57] [PASSED] DP_POWER_DOWN_PHY with port number
[10:45:57] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[10:45:57] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[10:45:57] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[10:45:57] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[10:45:57] [PASSED] DP_QUERY_PAYLOAD with port number
[10:45:57] [PASSED] DP_QUERY_PAYLOAD with VCPI
[10:45:57] [PASSED] DP_REMOTE_DPCD_READ with port number
[10:45:57] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[10:45:57] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[10:45:57] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[10:45:57] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[10:45:57] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[10:45:57] [PASSED] DP_REMOTE_I2C_READ with port number
[10:45:57] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[10:45:57] [PASSED] DP_REMOTE_I2C_READ with transactions array
[10:45:57] [PASSED] DP_REMOTE_I2C_WRITE with port number
[10:45:57] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[10:45:57] [PASSED] DP_REMOTE_I2C_WRITE with data array
[10:45:57] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[10:45:57] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[10:45:57] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[10:45:57] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[10:45:57] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[10:45:57] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[10:45:57] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[10:45:57] ================ [PASSED] drm_dp_mst_helper ================
[10:45:57] ================== drm_exec (7 subtests) ===================
[10:45:57] [PASSED] sanitycheck
[10:45:57] [PASSED] test_lock
[10:45:57] [PASSED] test_lock_unlock
[10:45:57] [PASSED] test_duplicates
[10:45:57] [PASSED] test_prepare
[10:45:57] [PASSED] test_prepare_array
[10:45:57] [PASSED] test_multiple_loops
[10:45:57] ==================== [PASSED] drm_exec =====================
[10:45:57] =========== drm_format_helper_test (17 subtests) ===========
[10:45:57] ============== drm_test_fb_xrgb8888_to_gray8 ==============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[10:45:57] ============= drm_test_fb_xrgb8888_to_rgb332 ==============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[10:45:57] ============= drm_test_fb_xrgb8888_to_rgb565 ==============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[10:45:57] ============ drm_test_fb_xrgb8888_to_xrgb1555 =============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[10:45:57] ============ drm_test_fb_xrgb8888_to_argb1555 =============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[10:45:57] ============ drm_test_fb_xrgb8888_to_rgba5551 =============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[10:45:57] ============= drm_test_fb_xrgb8888_to_rgb888 ==============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[10:45:57] ============= drm_test_fb_xrgb8888_to_bgr888 ==============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[10:45:57] ============ drm_test_fb_xrgb8888_to_argb8888 =============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[10:45:57] =========== drm_test_fb_xrgb8888_to_xrgb2101010 ===========
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[10:45:57] =========== drm_test_fb_xrgb8888_to_argb2101010 ===========
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[10:45:57] ============== drm_test_fb_xrgb8888_to_mono ===============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[10:45:57] ==================== drm_test_fb_swab =====================
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ================ [PASSED] drm_test_fb_swab =================
[10:45:57] ============ drm_test_fb_xrgb8888_to_xbgr8888 =============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[10:45:57] ============ drm_test_fb_xrgb8888_to_abgr8888 =============
[10:45:57] [PASSED] single_pixel_source_buffer
[10:45:57] [PASSED] single_pixel_clip_rectangle
[10:45:57] [PASSED] well_known_colors
[10:45:57] [PASSED] destination_pitch
[10:45:57] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[10:45:57] ================= drm_test_fb_clip_offset =================
[10:45:57] [PASSED] pass through
[10:45:57] [PASSED] horizontal offset
[10:45:57] [PASSED] vertical offset
[10:45:57] [PASSED] horizontal and vertical offset
[10:45:57] [PASSED] horizontal offset (custom pitch)
[10:45:57] [PASSED] vertical offset (custom pitch)
[10:45:57] [PASSED] horizontal and vertical offset (custom pitch)
[10:45:57] ============= [PASSED] drm_test_fb_clip_offset =============
[10:45:57] =================== drm_test_fb_memcpy ====================
[10:45:57] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[10:45:57] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[10:45:57] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[10:45:57] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[10:45:57] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[10:45:57] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[10:45:57] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[10:45:57] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[10:45:57] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[10:45:57] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[10:45:57] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[10:45:57] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[10:45:57] =============== [PASSED] drm_test_fb_memcpy ================
[10:45:57] ============= [PASSED] drm_format_helper_test ==============
[10:45:57] ================= drm_format (18 subtests) =================
[10:45:57] [PASSED] drm_test_format_block_width_invalid
[10:45:57] [PASSED] drm_test_format_block_width_one_plane
[10:45:57] [PASSED] drm_test_format_block_width_two_plane
[10:45:57] [PASSED] drm_test_format_block_width_three_plane
[10:45:57] [PASSED] drm_test_format_block_width_tiled
[10:45:57] [PASSED] drm_test_format_block_height_invalid
[10:45:57] [PASSED] drm_test_format_block_height_one_plane
[10:45:57] [PASSED] drm_test_format_block_height_two_plane
[10:45:57] [PASSED] drm_test_format_block_height_three_plane
[10:45:57] [PASSED] drm_test_format_block_height_tiled
[10:45:57] [PASSED] drm_test_format_min_pitch_invalid
[10:45:57] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[10:45:57] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[10:45:57] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[10:45:57] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[10:45:57] [PASSED] drm_test_format_min_pitch_two_plane
[10:45:57] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[10:45:57] [PASSED] drm_test_format_min_pitch_tiled
[10:45:57] =================== [PASSED] drm_format ====================
[10:45:57] ============== drm_framebuffer (10 subtests) ===============
[10:45:57] ========== drm_test_framebuffer_check_src_coords ==========
[10:45:57] [PASSED] Success: source fits into fb
[10:45:57] [PASSED] Fail: overflowing fb with x-axis coordinate
[10:45:57] [PASSED] Fail: overflowing fb with y-axis coordinate
[10:45:57] [PASSED] Fail: overflowing fb with source width
[10:45:57] [PASSED] Fail: overflowing fb with source height
[10:45:57] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[10:45:57] [PASSED] drm_test_framebuffer_cleanup
[10:45:57] =============== drm_test_framebuffer_create ===============
[10:45:57] [PASSED] ABGR8888 normal sizes
[10:45:57] [PASSED] ABGR8888 max sizes
[10:45:57] [PASSED] ABGR8888 pitch greater than min required
[10:45:57] [PASSED] ABGR8888 pitch less than min required
[10:45:57] [PASSED] ABGR8888 Invalid width
[10:45:57] [PASSED] ABGR8888 Invalid buffer handle
[10:45:57] [PASSED] No pixel format
[10:45:57] [PASSED] ABGR8888 Width 0
[10:45:57] [PASSED] ABGR8888 Height 0
[10:45:57] [PASSED] ABGR8888 Out of bound height * pitch combination
[10:45:57] [PASSED] ABGR8888 Large buffer offset
[10:45:57] [PASSED] ABGR8888 Buffer offset for inexistent plane
[10:45:57] [PASSED] ABGR8888 Invalid flag
[10:45:57] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[10:45:57] [PASSED] ABGR8888 Valid buffer modifier
[10:45:57] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[10:45:57] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[10:45:57] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[10:45:57] [PASSED] NV12 Normal sizes
[10:45:57] [PASSED] NV12 Max sizes
[10:45:57] [PASSED] NV12 Invalid pitch
[10:45:57] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[10:45:57] [PASSED] NV12 different modifier per-plane
[10:45:57] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[10:45:57] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[10:45:57] [PASSED] NV12 Modifier for inexistent plane
[10:45:57] [PASSED] NV12 Handle for inexistent plane
[10:45:57] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[10:45:57] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[10:45:57] [PASSED] YVU420 Normal sizes
[10:45:57] [PASSED] YVU420 Max sizes
[10:45:57] [PASSED] YVU420 Invalid pitch
[10:45:57] [PASSED] YVU420 Different pitches
[10:45:57] [PASSED] YVU420 Different buffer offsets/pitches
[10:45:57] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[10:45:57] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[10:45:57] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[10:45:57] [PASSED] YVU420 Valid modifier
[10:45:57] [PASSED] YVU420 Different modifiers per plane
[10:45:57] [PASSED] YVU420 Modifier for inexistent plane
[10:45:57] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[10:45:57] [PASSED] X0L2 Normal sizes
[10:45:57] [PASSED] X0L2 Max sizes
[10:45:57] [PASSED] X0L2 Invalid pitch
[10:45:57] [PASSED] X0L2 Pitch greater than minimum required
[10:45:57] [PASSED] X0L2 Handle for inexistent plane
[10:45:57] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[10:45:57] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[10:45:57] [PASSED] X0L2 Valid modifier
[10:45:57] [PASSED] X0L2 Modifier for inexistent plane
[10:45:57] =========== [PASSED] drm_test_framebuffer_create ===========
[10:45:57] [PASSED] drm_test_framebuffer_free
[10:45:57] [PASSED] drm_test_framebuffer_init
[10:45:57] [PASSED] drm_test_framebuffer_init_bad_format
[10:45:57] [PASSED] drm_test_framebuffer_init_dev_mismatch
[10:45:57] [PASSED] drm_test_framebuffer_lookup
[10:45:57] [PASSED] drm_test_framebuffer_lookup_inexistent
[10:45:57] [PASSED] drm_test_framebuffer_modifiers_not_supported
[10:45:57] ================= [PASSED] drm_framebuffer =================
[10:45:57] ================ drm_gem_shmem (8 subtests) ================
[10:45:57] [PASSED] drm_gem_shmem_test_obj_create
[10:45:57] [PASSED] drm_gem_shmem_test_obj_create_private
[10:45:57] [PASSED] drm_gem_shmem_test_pin_pages
[10:45:57] [PASSED] drm_gem_shmem_test_vmap
[10:45:57] [PASSED] drm_gem_shmem_test_get_sg_table
[10:45:57] [PASSED] drm_gem_shmem_test_get_pages_sgt
[10:45:57] [PASSED] drm_gem_shmem_test_madvise
[10:45:57] [PASSED] drm_gem_shmem_test_purge
[10:45:57] ================== [PASSED] drm_gem_shmem ==================
[10:45:57] === drm_atomic_helper_connector_hdmi_check (27 subtests) ===
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[10:45:57] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420 =======
[10:45:57] [PASSED] Automatic
[10:45:57] [PASSED] Full
[10:45:57] [PASSED] Limited 16:235
[10:45:57] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[10:45:57] [PASSED] drm_test_check_disable_connector
[10:45:57] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[10:45:57] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[10:45:57] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[10:45:57] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[10:45:57] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[10:45:57] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[10:45:57] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[10:45:57] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[10:45:57] [PASSED] drm_test_check_output_bpc_dvi
[10:45:57] [PASSED] drm_test_check_output_bpc_format_vic_1
[10:45:57] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[10:45:57] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[10:45:57] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[10:45:57] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[10:45:57] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[10:45:57] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[10:45:57] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[10:45:57] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[10:45:57] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[10:45:57] [PASSED] drm_test_check_broadcast_rgb_value
[10:45:57] [PASSED] drm_test_check_bpc_8_value
[10:45:57] [PASSED] drm_test_check_bpc_10_value
[10:45:57] [PASSED] drm_test_check_bpc_12_value
[10:45:57] [PASSED] drm_test_check_format_value
[10:45:57] [PASSED] drm_test_check_tmds_char_value
[10:45:57] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[10:45:57] = drm_atomic_helper_connector_hdmi_mode_valid (4 subtests) =
[10:45:57] [PASSED] drm_test_check_mode_valid
[10:45:57] [PASSED] drm_test_check_mode_valid_reject
[10:45:57] [PASSED] drm_test_check_mode_valid_reject_rate
[10:45:57] [PASSED] drm_test_check_mode_valid_reject_max_clock
[10:45:57] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[10:45:57] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[10:45:57] [PASSED] drm_test_check_infoframes
[10:45:57] [PASSED] drm_test_check_reject_avi_infoframe
[10:45:57] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[10:45:57] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[10:45:57] [PASSED] drm_test_check_reject_audio_infoframe
[10:45:57] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[10:45:57] ================= drm_managed (2 subtests) =================
[10:45:57] [PASSED] drm_test_managed_release_action
[10:45:57] [PASSED] drm_test_managed_run_action
[10:45:57] =================== [PASSED] drm_managed ===================
[10:45:57] =================== drm_mm (6 subtests) ====================
[10:45:57] [PASSED] drm_test_mm_init
[10:45:57] [PASSED] drm_test_mm_debug
[10:45:57] [PASSED] drm_test_mm_align32
[10:45:57] [PASSED] drm_test_mm_align64
[10:45:57] [PASSED] drm_test_mm_lowest
[10:45:57] [PASSED] drm_test_mm_highest
[10:45:57] ===================== [PASSED] drm_mm ======================
[10:45:57] ============= drm_modes_analog_tv (5 subtests) =============
[10:45:57] [PASSED] drm_test_modes_analog_tv_mono_576i
[10:45:57] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[10:45:57] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[10:45:57] [PASSED] drm_test_modes_analog_tv_pal_576i
[10:45:57] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[10:45:57] =============== [PASSED] drm_modes_analog_tv ===============
[10:45:57] ============== drm_plane_helper (2 subtests) ===============
[10:45:57] =============== drm_test_check_plane_state ================
[10:45:57] [PASSED] clipping_simple
[10:45:57] [PASSED] clipping_rotate_reflect
[10:45:57] [PASSED] positioning_simple
[10:45:57] [PASSED] upscaling
[10:45:57] [PASSED] downscaling
[10:45:57] [PASSED] rounding1
[10:45:57] [PASSED] rounding2
[10:45:57] [PASSED] rounding3
[10:45:57] [PASSED] rounding4
[10:45:57] =========== [PASSED] drm_test_check_plane_state ============
[10:45:57] =========== drm_test_check_invalid_plane_state ============
[10:45:57] [PASSED] positioning_invalid
[10:45:57] [PASSED] upscaling_invalid
[10:45:57] [PASSED] downscaling_invalid
[10:45:57] ======= [PASSED] drm_test_check_invalid_plane_state ========
[10:45:57] ================ [PASSED] drm_plane_helper =================
[10:45:57] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[10:45:57] ====== drm_test_connector_helper_tv_get_modes_check =======
[10:45:57] [PASSED] None
[10:45:57] [PASSED] PAL
[10:45:57] [PASSED] NTSC
[10:45:57] [PASSED] Both, NTSC Default
[10:45:57] [PASSED] Both, PAL Default
[10:45:57] [PASSED] Both, NTSC Default, with PAL on command-line
[10:45:57] [PASSED] Both, PAL Default, with NTSC on command-line
[10:45:57] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[10:45:57] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[10:45:57] ================== drm_rect (9 subtests) ===================
[10:45:57] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[10:45:57] [PASSED] drm_test_rect_clip_scaled_not_clipped
[10:45:57] [PASSED] drm_test_rect_clip_scaled_clipped
[10:45:57] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[10:45:57] ================= drm_test_rect_intersect =================
[10:45:57] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[10:45:57] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[10:45:57] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[10:45:57] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[10:45:57] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[10:45:57] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[10:45:57] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[10:45:57] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[10:45:57] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[10:45:57] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[10:45:57] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[10:45:57] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[10:45:57] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[10:45:57] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[10:45:57] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[10:45:57] ============= [PASSED] drm_test_rect_intersect =============
[10:45:57] ================ drm_test_rect_calc_hscale ================
[10:45:57] [PASSED] normal use
[10:45:57] [PASSED] out of max range
[10:45:57] [PASSED] out of min range
[10:45:57] [PASSED] zero dst
[10:45:57] [PASSED] negative src
[10:45:57] [PASSED] negative dst
[10:45:57] ============ [PASSED] drm_test_rect_calc_hscale ============
[10:45:57] ================ drm_test_rect_calc_vscale ================
[10:45:57] [PASSED] normal use
[10:45:57] [PASSED] out of max range
[10:45:57] [PASSED] out of min range
[10:45:57] [PASSED] zero dst
[10:45:57] [PASSED] negative src
[10:45:57] [PASSED] negative dst
[10:45:57] ============ [PASSED] drm_test_rect_calc_vscale ============
[10:45:57] ================== drm_test_rect_rotate ===================
[10:45:57] [PASSED] reflect-x
[10:45:57] [PASSED] reflect-y
[10:45:57] [PASSED] rotate-0
[10:45:57] [PASSED] rotate-90
[10:45:57] [PASSED] rotate-180
[10:45:57] [PASSED] rotate-270
[10:45:57] ============== [PASSED] drm_test_rect_rotate ===============
[10:45:57] ================ drm_test_rect_rotate_inv =================
[10:45:57] [PASSED] reflect-x
[10:45:57] [PASSED] reflect-y
[10:45:57] [PASSED] rotate-0
[10:45:57] [PASSED] rotate-90
[10:45:57] [PASSED] rotate-180
[10:45:57] [PASSED] rotate-270
[10:45:57] ============ [PASSED] drm_test_rect_rotate_inv =============
[10:45:57] ==================== [PASSED] drm_rect =====================
[10:45:57] ============ drm_sysfb_modeset_test (1 subtest) ============
[10:45:57] ============ drm_test_sysfb_build_fourcc_list =============
[10:45:57] [PASSED] no native formats
[10:45:57] [PASSED] XRGB8888 as native format
[10:45:57] [PASSED] remove duplicates
[10:45:57] [PASSED] convert alpha formats
[10:45:57] [PASSED] random formats
[10:45:57] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[10:45:57] ============= [PASSED] drm_sysfb_modeset_test ==============
[10:45:57] ================== drm_fixp (2 subtests) ===================
[10:45:57] [PASSED] drm_test_int2fixp
[10:45:57] [PASSED] drm_test_sm2fixp
[10:45:57] ==================== [PASSED] drm_fixp =====================
[10:45:57] ============================================================
[10:45:57] Testing complete. Ran 621 tests: passed: 621
[10:45:57] Elapsed time: 51.537s total, 4.940s configuring, 46.267s building, 0.278s running
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[10:45:57] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[10:46:02] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=25
[10:46:25] Starting KUnit Kernel (1/1)...
[10:46:25] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[10:46:25] ================= ttm_device (5 subtests) ==================
[10:46:25] [PASSED] ttm_device_init_basic
[10:46:25] [PASSED] ttm_device_init_multiple
[10:46:25] [PASSED] ttm_device_fini_basic
[10:46:25] [PASSED] ttm_device_init_no_vma_man
[10:46:25] ================== ttm_device_init_pools ==================
[10:46:25] [PASSED] No DMA allocations, no DMA32 required
[10:46:25] [PASSED] DMA allocations, DMA32 required
[10:46:25] [PASSED] No DMA allocations, DMA32 required
[10:46:25] [PASSED] DMA allocations, no DMA32 required
[10:46:25] ============== [PASSED] ttm_device_init_pools ==============
[10:46:25] =================== [PASSED] ttm_device ====================
[10:46:25] ================== ttm_pool (8 subtests) ===================
[10:46:25] ================== ttm_pool_alloc_basic ===================
[10:46:25] [PASSED] One page
[10:46:25] [PASSED] More than one page
[10:46:25] [PASSED] Above the allocation limit
[10:46:25] [PASSED] One page, with coherent DMA mappings enabled
[10:46:25] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[10:46:25] ============== [PASSED] ttm_pool_alloc_basic ===============
[10:46:25] ============== ttm_pool_alloc_basic_dma_addr ==============
[10:46:25] [PASSED] One page
[10:46:25] [PASSED] More than one page
[10:46:25] [PASSED] Above the allocation limit
[10:46:25] [PASSED] One page, with coherent DMA mappings enabled
[10:46:25] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[10:46:25] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[10:46:25] [PASSED] ttm_pool_alloc_order_caching_match
[10:46:25] [PASSED] ttm_pool_alloc_caching_mismatch
[10:46:25] [PASSED] ttm_pool_alloc_order_mismatch
[10:46:25] [PASSED] ttm_pool_free_dma_alloc
[10:46:25] [PASSED] ttm_pool_free_no_dma_alloc
[10:46:25] [PASSED] ttm_pool_fini_basic
[10:46:25] ==================== [PASSED] ttm_pool =====================
[10:46:25] ================ ttm_resource (8 subtests) =================
[10:46:25] ================= ttm_resource_init_basic =================
[10:46:25] [PASSED] Init resource in TTM_PL_SYSTEM
[10:46:25] [PASSED] Init resource in TTM_PL_VRAM
[10:46:25] [PASSED] Init resource in a private placement
[10:46:25] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[10:46:25] ============= [PASSED] ttm_resource_init_basic =============
[10:46:25] [PASSED] ttm_resource_init_pinned
[10:46:25] [PASSED] ttm_resource_fini_basic
[10:46:25] [PASSED] ttm_resource_manager_init_basic
[10:46:25] [PASSED] ttm_resource_manager_usage_basic
[10:46:25] [PASSED] ttm_resource_manager_set_used_basic
[10:46:25] [PASSED] ttm_sys_man_alloc_basic
[10:46:25] [PASSED] ttm_sys_man_free_basic
[10:46:25] ================== [PASSED] ttm_resource ===================
[10:46:25] =================== ttm_tt (15 subtests) ===================
[10:46:25] ==================== ttm_tt_init_basic ====================
[10:46:25] [PASSED] Page-aligned size
[10:46:25] [PASSED] Extra pages requested
[10:46:25] ================ [PASSED] ttm_tt_init_basic ================
[10:46:25] [PASSED] ttm_tt_init_misaligned
[10:46:25] [PASSED] ttm_tt_fini_basic
[10:46:25] [PASSED] ttm_tt_fini_sg
[10:46:25] [PASSED] ttm_tt_fini_shmem
[10:46:25] [PASSED] ttm_tt_create_basic
[10:46:25] [PASSED] ttm_tt_create_invalid_bo_type
[10:46:25] [PASSED] ttm_tt_create_ttm_exists
[10:46:25] [PASSED] ttm_tt_create_failed
[10:46:25] [PASSED] ttm_tt_destroy_basic
[10:46:25] [PASSED] ttm_tt_populate_null_ttm
[10:46:25] [PASSED] ttm_tt_populate_populated_ttm
[10:46:25] [PASSED] ttm_tt_unpopulate_basic
[10:46:25] [PASSED] ttm_tt_unpopulate_empty_ttm
[10:46:25] [PASSED] ttm_tt_swapin_basic
[10:46:25] ===================== [PASSED] ttm_tt ======================
[10:46:25] =================== ttm_bo (14 subtests) ===================
[10:46:25] =========== ttm_bo_reserve_optimistic_no_ticket ===========
[10:46:25] [PASSED] Cannot be interrupted and sleeps
[10:46:25] [PASSED] Cannot be interrupted, locks straight away
[10:46:25] [PASSED] Can be interrupted, sleeps
[10:46:25] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[10:46:25] [PASSED] ttm_bo_reserve_locked_no_sleep
[10:46:25] [PASSED] ttm_bo_reserve_no_wait_ticket
[10:46:25] [PASSED] ttm_bo_reserve_double_resv
[10:46:25] [PASSED] ttm_bo_reserve_interrupted
[10:46:25] [PASSED] ttm_bo_reserve_deadlock
[10:46:25] [PASSED] ttm_bo_unreserve_basic
[10:46:25] [PASSED] ttm_bo_unreserve_pinned
[10:46:25] [PASSED] ttm_bo_unreserve_bulk
[10:46:25] [PASSED] ttm_bo_fini_basic
[10:46:25] [PASSED] ttm_bo_fini_shared_resv
[10:46:25] [PASSED] ttm_bo_pin_basic
[10:46:25] [PASSED] ttm_bo_pin_unpin_resource
[10:46:25] [PASSED] ttm_bo_multiple_pin_one_unpin
[10:46:25] ===================== [PASSED] ttm_bo ======================
[10:46:25] ============== ttm_bo_validate (22 subtests) ===============
[10:46:25] ============== ttm_bo_init_reserved_sys_man ===============
[10:46:25] [PASSED] Buffer object for userspace
[10:46:25] [PASSED] Kernel buffer object
[10:46:25] [PASSED] Shared buffer object
[10:46:25] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[10:46:25] ============== ttm_bo_init_reserved_mock_man ==============
[10:46:25] [PASSED] Buffer object for userspace
[10:46:25] [PASSED] Kernel buffer object
[10:46:25] [PASSED] Shared buffer object
[10:46:25] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[10:46:25] [PASSED] ttm_bo_init_reserved_resv
[10:46:25] ================== ttm_bo_validate_basic ==================
[10:46:25] [PASSED] Buffer object for userspace
[10:46:25] [PASSED] Kernel buffer object
[10:46:25] [PASSED] Shared buffer object
[10:46:25] ============== [PASSED] ttm_bo_validate_basic ==============
[10:46:25] [PASSED] ttm_bo_validate_invalid_placement
[10:46:25] ============= ttm_bo_validate_same_placement ==============
[10:46:25] [PASSED] System manager
[10:46:25] [PASSED] VRAM manager
[10:46:25] ========= [PASSED] ttm_bo_validate_same_placement ==========
[10:46:25] [PASSED] ttm_bo_validate_failed_alloc
[10:46:25] [PASSED] ttm_bo_validate_pinned
[10:46:25] [PASSED] ttm_bo_validate_busy_placement
[10:46:25] ================ ttm_bo_validate_multihop =================
[10:46:25] [PASSED] Buffer object for userspace
[10:46:25] [PASSED] Kernel buffer object
[10:46:25] [PASSED] Shared buffer object
[10:46:25] ============ [PASSED] ttm_bo_validate_multihop =============
[10:46:25] ========== ttm_bo_validate_no_placement_signaled ==========
[10:46:25] [PASSED] Buffer object in system domain, no page vector
[10:46:25] [PASSED] Buffer object in system domain with an existing page vector
[10:46:25] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[10:46:25] ======== ttm_bo_validate_no_placement_not_signaled ========
[10:46:25] [PASSED] Buffer object for userspace
[10:46:25] [PASSED] Kernel buffer object
[10:46:25] [PASSED] Shared buffer object
[10:46:25] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[10:46:25] [PASSED] ttm_bo_validate_move_fence_signaled
[10:46:26] ========= ttm_bo_validate_move_fence_not_signaled =========
[10:46:26] [PASSED] Waits for GPU
[10:46:26] [PASSED] Tries to lock straight away
[10:46:26] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[10:46:26] [PASSED] ttm_bo_validate_swapout
[10:46:26] [PASSED] ttm_bo_validate_happy_evict
[10:46:26] [PASSED] ttm_bo_validate_all_pinned_evict
[10:46:26] [PASSED] ttm_bo_validate_allowed_only_evict
[10:46:26] [PASSED] ttm_bo_validate_deleted_evict
[10:46:26] [PASSED] ttm_bo_validate_busy_domain_evict
[10:46:26] [PASSED] ttm_bo_validate_evict_gutting
[10:46:26] [PASSED] ttm_bo_validate_recrusive_evict
[10:46:26] ================= [PASSED] ttm_bo_validate =================
[10:46:26] ============================================================
[10:46:26] Testing complete. Ran 102 tests: passed: 102
[10:46:26] Elapsed time: 28.116s total, 4.730s configuring, 23.068s building, 0.259s running
+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel
^ permalink raw reply [flat|nested] 5+ messages in thread
* ✓ Xe.CI.BAT: success for drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
2026-04-28 9:44 [PATCH] drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure Thomas Hellström
2026-04-28 10:43 ` ✗ CI.checkpatch: warning for " Patchwork
2026-04-28 10:46 ` ✓ CI.KUnit: success " Patchwork
@ 2026-04-28 11:58 ` Patchwork
2026-04-28 21:00 ` ✗ Xe.CI.FULL: failure " Patchwork
3 siblings, 0 replies; 5+ messages in thread
From: Patchwork @ 2026-04-28 11:58 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
[-- Attachment #1: Type: text/plain, Size: 980 bytes --]
== Series Details ==
Series: drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
URL : https://patchwork.freedesktop.org/series/165610/
State : success
== Summary ==
CI Bug Log - changes from xe-4944-aea2c496abcf55b647c14fe720bfc4ea555aac6a_BAT -> xe-pw-165610v1_BAT
====================================================
Summary
-------
**SUCCESS**
No regressions found.
Participating hosts (13 -> 13)
------------------------------
No changes in participating hosts
Changes
-------
No changes found
Build changes
-------------
* Linux: xe-4944-aea2c496abcf55b647c14fe720bfc4ea555aac6a -> xe-pw-165610v1
IGT_8874: 4568b2c141ab630c34f8eb2b9afab8cbf8f3ce9e @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
xe-4944-aea2c496abcf55b647c14fe720bfc4ea555aac6a: aea2c496abcf55b647c14fe720bfc4ea555aac6a
xe-pw-165610v1: 165610v1
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165610v1/index.html
[-- Attachment #2: Type: text/html, Size: 1528 bytes --]
^ permalink raw reply [flat|nested] 5+ messages in thread
* ✗ Xe.CI.FULL: failure for drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
2026-04-28 9:44 [PATCH] drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure Thomas Hellström
` (2 preceding siblings ...)
2026-04-28 11:58 ` ✓ Xe.CI.BAT: " Patchwork
@ 2026-04-28 21:00 ` Patchwork
3 siblings, 0 replies; 5+ messages in thread
From: Patchwork @ 2026-04-28 21:00 UTC (permalink / raw)
To: Thomas Hellström; +Cc: intel-xe
[-- Attachment #1: Type: text/plain, Size: 397 bytes --]
== Series Details ==
Series: drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure
URL : https://patchwork.freedesktop.org/series/165610/
State : failure
== Summary ==
ERROR: The runconfig 'xe-4944-aea2c496abcf55b647c14fe720bfc4ea555aac6a_FULL' does not exist in the database
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165610v1/index.html
[-- Attachment #2: Type: text/html, Size: 962 bytes --]
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2026-04-28 21:00 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-04-28 9:44 [PATCH] drm/ttm: Fix ttm_bo_swapout() infinite LRU walk on swapout failure Thomas Hellström
2026-04-28 10:43 ` ✗ CI.checkpatch: warning for " Patchwork
2026-04-28 10:46 ` ✓ CI.KUnit: success " Patchwork
2026-04-28 11:58 ` ✓ Xe.CI.BAT: " Patchwork
2026-04-28 21:00 ` ✗ Xe.CI.FULL: failure " Patchwork
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox