From: Riana Tauro <riana.tauro@intel.com>
To: intel-xe@lists.freedesktop.org
Cc: riana.tauro@intel.com, anshuman.gupta@intel.com,
rodrigo.vivi@intel.com, aravind.iddamsetty@linux.intel.com,
raag.jadav@intel.com, ravi.kishore.koppuravuri@intel.com,
matthew.d.roper@intel.com
Subject: [PATCH 1/2] drm/xe/xe_pci_error: Wait for pcode init post SBR
Date: Fri, 28 Aug 2026 17:01:06 +0530 [thread overview]
Message-ID: <20260828113104.319843-5-riana.tauro@intel.com> (raw)
In-Reply-To: <20260828113104.319843-4-riana.tauro@intel.com>
Pcode init complete indicates the device is ready, with device memory
initialization complete. Wait for Pcode init before accessing the
device post Secondary Bus Reset (SBR).
Signed-off-by: Riana Tauro <riana.tauro@intel.com>
---
drivers/gpu/drm/xe/xe_pci_error.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/drivers/gpu/drm/xe/xe_pci_error.c b/drivers/gpu/drm/xe/xe_pci_error.c
index 79ce0c671549..3e9c77f8483d 100644
--- a/drivers/gpu/drm/xe/xe_pci_error.c
+++ b/drivers/gpu/drm/xe/xe_pci_error.c
@@ -9,6 +9,7 @@
#include "xe_gt.h"
#include "xe_log.h"
#include "xe_pci.h"
+#include "xe_pcode.h"
#include "xe_pm.h"
#include "xe_printk.h"
#include "xe_ras.h"
@@ -109,6 +110,10 @@ static pci_ers_result_t xe_pci_error_slot_reset(struct pci_dev *pdev)
return PCI_ERS_RESULT_DISCONNECT;
}
+ err = xe_pcode_probe_early(xe);
+ if (err)
+ return PCI_ERS_RESULT_DISCONNECT;
+
/*
* Secondary Bus Reset causes all VRAM state to be lost along with
* hardware state. As an initial step, re-probe the device to
--
2.47.1
next prev parent reply other threads:[~2026-08-28 11:31 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-28 11:31 [PATCH 0/2] Xe Pci error handling fixes Riana Tauro
2026-08-28 11:31 ` Riana Tauro [this message]
2026-08-28 11:41 ` [PATCH 1/2] drm/xe/xe_pci_error: Wait for pcode init post SBR sashiko-bot
2026-08-28 14:06 ` Gupta, Anshuman
2026-08-29 14:00 ` Raag Jadav
2026-08-31 12:32 ` Aravind Iddamsetty
2026-09-03 12:53 ` Gupta, Anshuman
2026-08-28 11:31 ` [PATCH 2/2] drm/xe/xe_guc: Skip GuC reset " Riana Tauro
2026-08-28 11:44 ` sashiko-bot
2026-09-03 16:34 ` Teres Alexis, Alan Previn
2026-08-28 11:38 ` ✓ CI.KUnit: success for Xe Pci error handling fixes Patchwork
2026-08-28 12:21 ` ✓ Xe.CI.BAT: " Patchwork
2026-08-28 13:30 ` ✓ Xe.CI.FULL: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260828113104.319843-5-riana.tauro@intel.com \
--to=riana.tauro@intel.com \
--cc=anshuman.gupta@intel.com \
--cc=aravind.iddamsetty@linux.intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
--cc=raag.jadav@intel.com \
--cc=ravi.kishore.koppuravuri@intel.com \
--cc=rodrigo.vivi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox