* [PATCH 1/2] drm/i915: fix typos in comments [not found] <20260904120225.15868-1-hemanth.selam@gmail.com> @ 2026-09-04 12:02 ` Hemanth Selam 2026-09-04 12:12 ` Jani Nikula 0 siblings, 1 reply; 2+ messages in thread From: Hemanth Selam @ 2026-09-04 12:02 UTC (permalink / raw) To: Jani Nikula, Rodrigo Vivi, Joonas Lahtinen, Tvrtko Ursulin, David Airlie, Simona Vetter Cc: linux-kernel, intel-gfx, intel-xe, dri-devel Fix typos in comments, reported by scripts/checkpatch.pl using the misspelling list in scripts/spelling.txt. Only touches comments, no code changes. Assisted-by: Cursor:claude-opus-5 Signed-off-by: Hemanth Selam <hemanth.selam@gmail.com> --- drivers/gpu/drm/i915/display/icl_dsi.c | 2 +- drivers/gpu/drm/i915/display/intel_hdcp.c | 2 +- drivers/gpu/drm/i915/display/intel_hdmi.c | 4 ++-- drivers/gpu/drm/i915/display/intel_vdsc.c | 2 +- drivers/gpu/drm/i915/display/intel_vrr.c | 2 +- drivers/gpu/drm/i915/display/skl_scaler.c | 2 +- drivers/gpu/drm/i915/display/vlv_dsi.c | 2 +- drivers/gpu/drm/i915/gem/i915_gem_context.c | 2 +- drivers/gpu/drm/i915/gt/intel_migrate.c | 2 +- 9 files changed, 10 insertions(+), 10 deletions(-) diff --git a/drivers/gpu/drm/i915/display/icl_dsi.c b/drivers/gpu/drm/i915/display/icl_dsi.c index ea0cdb7822f3..d2b1a0b68260 100644 --- a/drivers/gpu/drm/i915/display/icl_dsi.c +++ b/drivers/gpu/drm/i915/display/icl_dsi.c @@ -958,7 +958,7 @@ gen11_dsi_set_transcoder_timings(struct intel_encoder *encoder, /* TRANS_HSYNC register to be programmed only for video mode */ if (is_vid_mode(intel_dsi)) { if (intel_dsi->video_mode == NON_BURST_SYNC_PULSE) { - /* BSPEC: hsync size should be atleast 16 pixels */ + /* BSPEC: hsync size should be at least 16 pixels */ if (hsync_size < 16) drm_err(display->drm, "hsync size < 16 pixels\n"); diff --git a/drivers/gpu/drm/i915/display/intel_hdcp.c b/drivers/gpu/drm/i915/display/intel_hdcp.c index e56df337dc6d..0003dd7b106b 100644 --- a/drivers/gpu/drm/i915/display/intel_hdcp.c +++ b/drivers/gpu/drm/i915/display/intel_hdcp.c @@ -787,7 +787,7 @@ int intel_hdcp_auth_downstream(struct intel_connector *connector) /* * When V prime mismatches, DP Spec mandates re-read of - * V prime atleast twice. + * V prime at least twice. */ for (i = 0; i < tries; i++) { ret = intel_hdcp_validate_v_prime(connector, shim, diff --git a/drivers/gpu/drm/i915/display/intel_hdmi.c b/drivers/gpu/drm/i915/display/intel_hdmi.c index 8a019d3574df..59af06443476 100644 --- a/drivers/gpu/drm/i915/display/intel_hdmi.c +++ b/drivers/gpu/drm/i915/display/intel_hdmi.c @@ -3234,7 +3234,7 @@ intel_hdmi_dsc_get_num_slices(const struct intel_crtc_state *crtc_state, #define HDMI_DSC_PEAK_PIXEL_RATE 2720000 /* * Rates at which the source and sink are required to process pixels in each - * slice, can be two levels: either atleast 340000KHz or atleast 40000KHz. + * slice, can be two levels: either at least 340000KHz or at least 40000KHz. */ #define HDMI_DSC_MAX_ENC_THROUGHPUT_0 340000 #define HDMI_DSC_MAX_ENC_THROUGHPUT_1 400000 @@ -3267,7 +3267,7 @@ intel_hdmi_dsc_get_num_slices(const struct intel_crtc_state *crtc_state, /* * As per spec, the rate at which the source and the sink process - * the pixels per slice are at two levels: atleast 340Mhz or 400Mhz. + * the pixels per slice are at two levels: at least 340Mhz or 400Mhz. * This depends upon the pixel clock rate and output formats * (kslice adjust). * If pixel clock * kslice adjust >= 2720MHz slices can be processed diff --git a/drivers/gpu/drm/i915/display/intel_vdsc.c b/drivers/gpu/drm/i915/display/intel_vdsc.c index 8f06c3a4d56d..e61808dc2ce6 100644 --- a/drivers/gpu/drm/i915/display/intel_vdsc.c +++ b/drivers/gpu/drm/i915/display/intel_vdsc.c @@ -378,7 +378,7 @@ int intel_dsc_compute_params(struct intel_crtc_state *pipe_config) /* * From XE_LPD onwards we supports compression bpps in steps of 1 - * upto uncompressed bpp-1, hence add calculations for all the rc + * up to uncompressed bpp-1, hence add calculations for all the rc * parameters * * We don't want to calculate all rc parameters when the panel diff --git a/drivers/gpu/drm/i915/display/intel_vrr.c b/drivers/gpu/drm/i915/display/intel_vrr.c index 51e4f3309b8b..4e1e849ab150 100644 --- a/drivers/gpu/drm/i915/display/intel_vrr.c +++ b/drivers/gpu/drm/i915/display/intel_vrr.c @@ -46,7 +46,7 @@ bool intel_vrr_is_capable(struct intel_connector *connector) /* * DP Sink is capable of VRR video timings if * Ignore MSA bit is set in DPCD. - * EDID monitor range also should be atleast 10 for reasonable + * EDID monitor range also should be at least 10 for reasonable * Adaptive Sync or Variable Refresh Rate end user experience. */ switch (connector->base.connector_type) { diff --git a/drivers/gpu/drm/i915/display/skl_scaler.c b/drivers/gpu/drm/i915/display/skl_scaler.c index 7994b983d509..066fb0587aa3 100644 --- a/drivers/gpu/drm/i915/display/skl_scaler.c +++ b/drivers/gpu/drm/i915/display/skl_scaler.c @@ -194,7 +194,7 @@ skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach, /* * if plane is being disabled or scaler is no more required or force detach - * - free scaler binded to this plane/crtc + * - free scaler bound to this plane/crtc * - in order to do this, update crtc->scaler_usage * * Here scaler state in crtc_state is set free so that diff --git a/drivers/gpu/drm/i915/display/vlv_dsi.c b/drivers/gpu/drm/i915/display/vlv_dsi.c index 8829f365592e..693084164713 100644 --- a/drivers/gpu/drm/i915/display/vlv_dsi.c +++ b/drivers/gpu/drm/i915/display/vlv_dsi.c @@ -1028,7 +1028,7 @@ static void bxt_dsi_get_pipe_config(struct intel_encoder *encoder, adjusted_mode_sw = &crtc->config->hw.adjusted_mode; /* - * Atleast one port is active as encoder->get_config called only if + * At least one port is active as encoder->get_config called only if * encoder->get_hw_state() returns true. */ for_each_dsi_port(port, intel_dsi->ports) { diff --git a/drivers/gpu/drm/i915/gem/i915_gem_context.c b/drivers/gpu/drm/i915/gem/i915_gem_context.c index c58ffa5a8fa6..ee9d2991f162 100644 --- a/drivers/gpu/drm/i915/gem/i915_gem_context.c +++ b/drivers/gpu/drm/i915/gem/i915_gem_context.c @@ -1378,7 +1378,7 @@ static struct intel_engine_cs *active_engine(struct intel_context *ce) list_for_each_entry_reverse(rq, &ce->timeline->requests, link) { bool found; - /* timeline is already completed upto this point? */ + /* timeline is already completed up to this point? */ if (!i915_request_get_rcu(rq)) break; diff --git a/drivers/gpu/drm/i915/gt/intel_migrate.c b/drivers/gpu/drm/i915/gt/intel_migrate.c index aff5aca591e6..86927e0c76e2 100644 --- a/drivers/gpu/drm/i915/gt/intel_migrate.c +++ b/drivers/gpu/drm/i915/gt/intel_migrate.c @@ -643,7 +643,7 @@ calculate_chunk_sz(struct drm_i915_private *i915, bool src_is_lmem, { if (ccs_bytes_to_cpy && !src_is_lmem) /* - * When CHUNK_SZ is passed all the pages upto CHUNK_SZ + * When CHUNK_SZ is passed all the pages up to CHUNK_SZ * will be taken for the blt. in Flat-ccs supported * platform Smem obj will have more pages than required * for main memory hence limit it to the required size -- 2.48.1 ^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH 1/2] drm/i915: fix typos in comments 2026-09-04 12:02 ` [PATCH 1/2] drm/i915: fix typos in comments Hemanth Selam @ 2026-09-04 12:12 ` Jani Nikula 0 siblings, 0 replies; 2+ messages in thread From: Jani Nikula @ 2026-09-04 12:12 UTC (permalink / raw) To: Hemanth Selam, Rodrigo Vivi, Joonas Lahtinen, Tvrtko Ursulin, David Airlie, Simona Vetter Cc: linux-kernel, intel-gfx, intel-xe, dri-devel On Fri, 04 Sep 2026, Hemanth Selam <hemanth.selam@gmail.com> wrote: > Fix typos in comments, reported by scripts/checkpatch.pl using the > misspelling list in scripts/spelling.txt. Only touches comments, no code > changes. > > Assisted-by: Cursor:claude-opus-5 > Signed-off-by: Hemanth Selam <hemanth.selam@gmail.com> Reviewed-by: Jani Nikula <jani.nikula@intel.com> > --- > drivers/gpu/drm/i915/display/icl_dsi.c | 2 +- > drivers/gpu/drm/i915/display/intel_hdcp.c | 2 +- > drivers/gpu/drm/i915/display/intel_hdmi.c | 4 ++-- > drivers/gpu/drm/i915/display/intel_vdsc.c | 2 +- > drivers/gpu/drm/i915/display/intel_vrr.c | 2 +- > drivers/gpu/drm/i915/display/skl_scaler.c | 2 +- > drivers/gpu/drm/i915/display/vlv_dsi.c | 2 +- > drivers/gpu/drm/i915/gem/i915_gem_context.c | 2 +- > drivers/gpu/drm/i915/gt/intel_migrate.c | 2 +- > 9 files changed, 10 insertions(+), 10 deletions(-) > > diff --git a/drivers/gpu/drm/i915/display/icl_dsi.c b/drivers/gpu/drm/i915/display/icl_dsi.c > index ea0cdb7822f3..d2b1a0b68260 100644 > --- a/drivers/gpu/drm/i915/display/icl_dsi.c > +++ b/drivers/gpu/drm/i915/display/icl_dsi.c > @@ -958,7 +958,7 @@ gen11_dsi_set_transcoder_timings(struct intel_encoder *encoder, > /* TRANS_HSYNC register to be programmed only for video mode */ > if (is_vid_mode(intel_dsi)) { > if (intel_dsi->video_mode == NON_BURST_SYNC_PULSE) { > - /* BSPEC: hsync size should be atleast 16 pixels */ > + /* BSPEC: hsync size should be at least 16 pixels */ > if (hsync_size < 16) > drm_err(display->drm, > "hsync size < 16 pixels\n"); > diff --git a/drivers/gpu/drm/i915/display/intel_hdcp.c b/drivers/gpu/drm/i915/display/intel_hdcp.c > index e56df337dc6d..0003dd7b106b 100644 > --- a/drivers/gpu/drm/i915/display/intel_hdcp.c > +++ b/drivers/gpu/drm/i915/display/intel_hdcp.c > @@ -787,7 +787,7 @@ int intel_hdcp_auth_downstream(struct intel_connector *connector) > > /* > * When V prime mismatches, DP Spec mandates re-read of > - * V prime atleast twice. > + * V prime at least twice. > */ > for (i = 0; i < tries; i++) { > ret = intel_hdcp_validate_v_prime(connector, shim, > diff --git a/drivers/gpu/drm/i915/display/intel_hdmi.c b/drivers/gpu/drm/i915/display/intel_hdmi.c > index 8a019d3574df..59af06443476 100644 > --- a/drivers/gpu/drm/i915/display/intel_hdmi.c > +++ b/drivers/gpu/drm/i915/display/intel_hdmi.c > @@ -3234,7 +3234,7 @@ intel_hdmi_dsc_get_num_slices(const struct intel_crtc_state *crtc_state, > #define HDMI_DSC_PEAK_PIXEL_RATE 2720000 > /* > * Rates at which the source and sink are required to process pixels in each > - * slice, can be two levels: either atleast 340000KHz or atleast 40000KHz. > + * slice, can be two levels: either at least 340000KHz or at least 40000KHz. > */ > #define HDMI_DSC_MAX_ENC_THROUGHPUT_0 340000 > #define HDMI_DSC_MAX_ENC_THROUGHPUT_1 400000 > @@ -3267,7 +3267,7 @@ intel_hdmi_dsc_get_num_slices(const struct intel_crtc_state *crtc_state, > > /* > * As per spec, the rate at which the source and the sink process > - * the pixels per slice are at two levels: atleast 340Mhz or 400Mhz. > + * the pixels per slice are at two levels: at least 340Mhz or 400Mhz. > * This depends upon the pixel clock rate and output formats > * (kslice adjust). > * If pixel clock * kslice adjust >= 2720MHz slices can be processed > diff --git a/drivers/gpu/drm/i915/display/intel_vdsc.c b/drivers/gpu/drm/i915/display/intel_vdsc.c > index 8f06c3a4d56d..e61808dc2ce6 100644 > --- a/drivers/gpu/drm/i915/display/intel_vdsc.c > +++ b/drivers/gpu/drm/i915/display/intel_vdsc.c > @@ -378,7 +378,7 @@ int intel_dsc_compute_params(struct intel_crtc_state *pipe_config) > > /* > * From XE_LPD onwards we supports compression bpps in steps of 1 > - * upto uncompressed bpp-1, hence add calculations for all the rc > + * up to uncompressed bpp-1, hence add calculations for all the rc > * parameters > * > * We don't want to calculate all rc parameters when the panel > diff --git a/drivers/gpu/drm/i915/display/intel_vrr.c b/drivers/gpu/drm/i915/display/intel_vrr.c > index 51e4f3309b8b..4e1e849ab150 100644 > --- a/drivers/gpu/drm/i915/display/intel_vrr.c > +++ b/drivers/gpu/drm/i915/display/intel_vrr.c > @@ -46,7 +46,7 @@ bool intel_vrr_is_capable(struct intel_connector *connector) > /* > * DP Sink is capable of VRR video timings if > * Ignore MSA bit is set in DPCD. > - * EDID monitor range also should be atleast 10 for reasonable > + * EDID monitor range also should be at least 10 for reasonable > * Adaptive Sync or Variable Refresh Rate end user experience. > */ > switch (connector->base.connector_type) { > diff --git a/drivers/gpu/drm/i915/display/skl_scaler.c b/drivers/gpu/drm/i915/display/skl_scaler.c > index 7994b983d509..066fb0587aa3 100644 > --- a/drivers/gpu/drm/i915/display/skl_scaler.c > +++ b/drivers/gpu/drm/i915/display/skl_scaler.c > @@ -194,7 +194,7 @@ skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach, > > /* > * if plane is being disabled or scaler is no more required or force detach > - * - free scaler binded to this plane/crtc > + * - free scaler bound to this plane/crtc > * - in order to do this, update crtc->scaler_usage > * > * Here scaler state in crtc_state is set free so that > diff --git a/drivers/gpu/drm/i915/display/vlv_dsi.c b/drivers/gpu/drm/i915/display/vlv_dsi.c > index 8829f365592e..693084164713 100644 > --- a/drivers/gpu/drm/i915/display/vlv_dsi.c > +++ b/drivers/gpu/drm/i915/display/vlv_dsi.c > @@ -1028,7 +1028,7 @@ static void bxt_dsi_get_pipe_config(struct intel_encoder *encoder, > adjusted_mode_sw = &crtc->config->hw.adjusted_mode; > > /* > - * Atleast one port is active as encoder->get_config called only if > + * At least one port is active as encoder->get_config called only if > * encoder->get_hw_state() returns true. > */ > for_each_dsi_port(port, intel_dsi->ports) { > diff --git a/drivers/gpu/drm/i915/gem/i915_gem_context.c b/drivers/gpu/drm/i915/gem/i915_gem_context.c > index c58ffa5a8fa6..ee9d2991f162 100644 > --- a/drivers/gpu/drm/i915/gem/i915_gem_context.c > +++ b/drivers/gpu/drm/i915/gem/i915_gem_context.c > @@ -1378,7 +1378,7 @@ static struct intel_engine_cs *active_engine(struct intel_context *ce) > list_for_each_entry_reverse(rq, &ce->timeline->requests, link) { > bool found; > > - /* timeline is already completed upto this point? */ > + /* timeline is already completed up to this point? */ > if (!i915_request_get_rcu(rq)) > break; > > diff --git a/drivers/gpu/drm/i915/gt/intel_migrate.c b/drivers/gpu/drm/i915/gt/intel_migrate.c > index aff5aca591e6..86927e0c76e2 100644 > --- a/drivers/gpu/drm/i915/gt/intel_migrate.c > +++ b/drivers/gpu/drm/i915/gt/intel_migrate.c > @@ -643,7 +643,7 @@ calculate_chunk_sz(struct drm_i915_private *i915, bool src_is_lmem, > { > if (ccs_bytes_to_cpy && !src_is_lmem) > /* > - * When CHUNK_SZ is passed all the pages upto CHUNK_SZ > + * When CHUNK_SZ is passed all the pages up to CHUNK_SZ > * will be taken for the blt. in Flat-ccs supported > * platform Smem obj will have more pages than required > * for main memory hence limit it to the required size -- Jani Nikula, Intel ^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2026-09-08 18:37 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <20260904120225.15868-1-hemanth.selam@gmail.com>
2026-09-04 12:02 ` [PATCH 1/2] drm/i915: fix typos in comments Hemanth Selam
2026-09-04 12:12 ` Jani Nikula
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox