Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations
@ 2026-06-09  9:52 Luca Coelho
  2026-06-09  9:52 ` [PATCH v6 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros Luca Coelho
                   ` (7 more replies)
  0 siblings, 8 replies; 13+ messages in thread
From: Luca Coelho @ 2026-06-09  9:52 UTC (permalink / raw)
  To: intel-gfx; +Cc: intel-xe

Hi,

This patchset addresses a number of potential undefined behaviors in
bit-shifting operations where the shift amount is derived from an enum
that can in theory hold a negative value (e.g. INVALID_TRANSCODER,
PHY_NONE), as reported by static analyzers.

None of these are actual problems with the current implementation,
because the values are always valid when the code is reached, but
it's more robust to make the shifts always well-defined.

In v2:
   * Use REG_* helpers instead of BIT with casting (Jani);
   * Remove unnecessary PHY_NULL, instead of casting it (Jani).

In v3:
   * Fixed small whitespace damage (Jani).

In v4:
   * Fixed missing whitespace after if (patchwork).

In v5:
   * Just rebased.

In v6:
   * Fixed the placement of a parenthesis (Co-Pilot -- GPT 5.5).

Please review.

Cheers,
Luca.


Luca Coelho (4):
  drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros
  drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL
    macros
  drm/i915/display: harden shift in intel_ddi_compute_config_late()
  drm/i915/display: remove unnecessary PHY_NONE definition

 drivers/gpu/drm/i915/display/intel_audio_regs.h  | 16 ++++++++++++----
 drivers/gpu/drm/i915/display/intel_ddi.c         |  4 ++--
 drivers/gpu/drm/i915/display/intel_display.c     | 10 ++++++----
 drivers/gpu/drm/i915/display/intel_display.h     |  2 --
 .../drm/i915/display/intel_display_power_well.c  |  6 +++++-
 .../gpu/drm/i915/display/intel_display_regs.h    | 16 +++++++++++++---
 drivers/gpu/drm/i915/display/intel_hti.c         |  3 ---
 7 files changed, 38 insertions(+), 19 deletions(-)

-- 
2.53.0


^ permalink raw reply	[flat|nested] 13+ messages in thread

* [PATCH v6 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
@ 2026-06-09  9:52 ` Luca Coelho
  2026-07-01 18:31   ` [v6, " Michał Grzelak
  2026-06-09  9:52 ` [PATCH v6 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros Luca Coelho
                   ` (6 subsequent siblings)
  7 siblings, 1 reply; 13+ messages in thread
From: Luca Coelho @ 2026-06-09  9:52 UTC (permalink / raw)
  To: intel-gfx; +Cc: intel-xe

HSW_AUD_PIN_ELD_CP_VLD has a 4-bit field per transcoder for
TRANSCODER_A..TRANSCODER_D only (bits 0..15).  Any other transcoder
value (TRANSCODER_EDP, TRANSCODER_DSI_*, INVALID_TRANSCODER) is not
valid here.

This is not a problem with the current implementation, because trans
is always valid when these macros are called, but it's more robust to
mask the index to the low 2 bits so the shift is always well-defined.

Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
---
 drivers/gpu/drm/i915/display/intel_audio_regs.h | 16 ++++++++++++----
 1 file changed, 12 insertions(+), 4 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_audio_regs.h b/drivers/gpu/drm/i915/display/intel_audio_regs.h
index 4c31844d21df..f3d2a99c03d0 100644
--- a/drivers/gpu/drm/i915/display/intel_audio_regs.h
+++ b/drivers/gpu/drm/i915/display/intel_audio_regs.h
@@ -109,12 +109,20 @@
 #define _HSW_AUD_EDID_DATA_B		0x65150
 #define HSW_AUD_EDID_DATA(trans)	_MMIO_TRANS(trans, _HSW_AUD_EDID_DATA_A, _HSW_AUD_EDID_DATA_B)
 
+/*
+ * HSW_AUD_PIN_ELD_CP_VLD has a 4-bit field per transcoder for
+ * TRANSCODER_A..TRANSCODER_D only (bits 0..15).  Any other transcoder
+ * value (TRANSCODER_EDP, TRANSCODER_DSI_*, INVALID_TRANSCODER) is not
+ * valid here.  Mask the index to the low 2 bits so the shift is
+ * always well-defined.
+ */
 #define HSW_AUD_PIPE_CONV_CFG		_MMIO(0x6507c)
 #define HSW_AUD_PIN_ELD_CP_VLD		_MMIO(0x650c0)
-#define   AUDIO_INACTIVE(trans)		((1 << 3) << ((trans) * 4))
-#define   AUDIO_OUTPUT_ENABLE(trans)	((1 << 2) << ((trans) * 4))
-#define   AUDIO_CP_READY(trans)		((1 << 1) << ((trans) * 4))
-#define   AUDIO_ELD_VALID(trans)	((1 << 0) << ((trans) * 4))
+#define   __AUDIO_TRANS_SHIFT(trans)	(((trans) & 0x3) * 4)
+#define   AUDIO_INACTIVE(trans)		REG_BIT(__AUDIO_TRANS_SHIFT(trans) + 3)
+#define   AUDIO_OUTPUT_ENABLE(trans)	REG_BIT(__AUDIO_TRANS_SHIFT(trans) + 2)
+#define   AUDIO_CP_READY(trans)		REG_BIT(__AUDIO_TRANS_SHIFT(trans) + 1)
+#define   AUDIO_ELD_VALID(trans)	REG_BIT(__AUDIO_TRANS_SHIFT(trans))
 
 #define _AUD_TCA_DP_2DOT0_CTRL		0x650bc
 #define _AUD_TCB_DP_2DOT0_CTRL		0x651bc
-- 
2.53.0


^ permalink raw reply related	[flat|nested] 13+ messages in thread

* [PATCH v6 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
  2026-06-09  9:52 ` [PATCH v6 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros Luca Coelho
@ 2026-06-09  9:52 ` Luca Coelho
  2026-07-01 18:31   ` [v6, " Michał Grzelak
  2026-06-09  9:52 ` [PATCH v6 3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late() Luca Coelho
                   ` (5 subsequent siblings)
  7 siblings, 1 reply; 13+ messages in thread
From: Luca Coelho @ 2026-06-09  9:52 UTC (permalink / raw)
  To: intel-gfx; +Cc: intel-xe

ICL_DPCLKA_CFGCR0 has a 2-bit DDI_CLK_SEL field per combo PHY, for
PHY_A..PHY_D only.  Any other phy value (PHY_NONE, TypeC/SNPS PHYs) is
not valid here.

This is not a problem with the current implementation, because phy is
always valid when these macros are called, but it's more robust to
cast to unsigned so the shift is always well-defined.

Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
---
 .../gpu/drm/i915/display/intel_display_regs.h    | 16 +++++++++++++---
 1 file changed, 13 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_display_regs.h b/drivers/gpu/drm/i915/display/intel_display_regs.h
index 4321f8b529da..2dcbbad70174 100644
--- a/drivers/gpu/drm/i915/display/intel_display_regs.h
+++ b/drivers/gpu/drm/i915/display/intel_display_regs.h
@@ -2869,9 +2869,19 @@ enum skl_power_gate {
 #define  ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port)	(1 << ((tc_port) < TC_PORT_4 ? \
 						       (tc_port) + 12 : \
 						       (tc_port) - TC_PORT_4 + 21))
-#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)	((phy) * 2)
-#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy)	(3 << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
-#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy)	((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
+
+/*
+ * ICL_DPCLKA_CFGCR0 has a 2-bit DDI_CLK_SEL field per combo PHY, for
+ * PHY_A..PHY_D only.  Any other phy value (PHY_NONE, TypeC/SNPS PHYs)
+ * is not valid here.
+ */
+#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)	_PICK(phy & 0x3, 0, 2, 4, 6)
+#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \
+	REG_GENMASK(ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) + 1, \
+		    ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
+#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) \
+	((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
+
 #define  RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)	_PICK(phy, 0, 2, 4, 27)
 #define  RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \
 	(3 << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
-- 
2.53.0


^ permalink raw reply related	[flat|nested] 13+ messages in thread

* [PATCH v6 3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late()
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
  2026-06-09  9:52 ` [PATCH v6 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros Luca Coelho
  2026-06-09  9:52 ` [PATCH v6 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros Luca Coelho
@ 2026-06-09  9:52 ` Luca Coelho
  2026-07-01 18:32   ` [v6,3/4] " Michał Grzelak
  2026-06-09  9:52 ` [PATCH v6 4/4] drm/i915/display: remove unnecessary PHY_NONE definition Luca Coelho
                   ` (4 subsequent siblings)
  7 siblings, 1 reply; 13+ messages in thread
From: Luca Coelho @ 2026-06-09  9:52 UTC (permalink / raw)
  To: intel-gfx; +Cc: intel-xe

BIT() takes a non-negative shift amount, but cpu_transcoder is of type
enum transcoder, which can in theory be INVALID_TRANSCODER (-1).

This is not a problem with the current implementation, because
cpu_transcoder is always valid when this code is reached, but it's
more robust to cast to unsigned so the shift is always well-defined.

Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
---
 drivers/gpu/drm/i915/display/intel_ddi.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c b/drivers/gpu/drm/i915/display/intel_ddi.c
index 6399b16405c8..51816c5bc80b 100644
--- a/drivers/gpu/drm/i915/display/intel_ddi.c
+++ b/drivers/gpu/drm/i915/display/intel_ddi.c
@@ -4635,8 +4635,8 @@ static int intel_ddi_compute_config_late(struct intel_encoder *encoder,
 
 	if (crtc_state->master_transcoder == crtc_state->cpu_transcoder) {
 		crtc_state->master_transcoder = INVALID_TRANSCODER;
-		crtc_state->sync_mode_slaves_mask =
-			port_sync_transcoders & ~BIT(crtc_state->cpu_transcoder);
+		crtc_state->sync_mode_slaves_mask = port_sync_transcoders &
+			~REG_BIT(crtc_state->cpu_transcoder);
 	}
 
 	return 0;
-- 
2.53.0


^ permalink raw reply related	[flat|nested] 13+ messages in thread

* [PATCH v6 4/4] drm/i915/display: remove unnecessary PHY_NONE definition
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
                   ` (2 preceding siblings ...)
  2026-06-09  9:52 ` [PATCH v6 3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late() Luca Coelho
@ 2026-06-09  9:52 ` Luca Coelho
  2026-07-01 18:36   ` [v6,4/4] " Michał Grzelak
  2026-06-09 10:19 ` ✗ CI.checkpatch: warning for drm/i915/display: harden some bit-shifting operations (rev6) Patchwork
                   ` (3 subsequent siblings)
  7 siblings, 1 reply; 13+ messages in thread
From: Luca Coelho @ 2026-06-09  9:52 UTC (permalink / raw)
  To: intel-gfx; +Cc: intel-xe

PHY_NONE is not really used, but we define it and, thus, need to check
for it in a few places we use phy.  The only potential places where
phy may become PHY_NONE, is in intel_port_to_phy(), where it derives
from port, which can be PORT_NONE.  Many of its callers don't check
for PHY_NONE, which can cause unknown behavior.  Additionally, this
can only happen if the encoder used has PORT_NONE, which should not be
the case either, without unexpected consequences.

Remove the PHY_NONE definition entirely and add a couple of WARNs at
the relevant places, just to be sure.

Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
---
 drivers/gpu/drm/i915/display/intel_display.c           | 10 ++++++----
 drivers/gpu/drm/i915/display/intel_display.h           |  2 --
 .../gpu/drm/i915/display/intel_display_power_well.c    |  6 +++++-
 drivers/gpu/drm/i915/display/intel_hti.c               |  3 ---
 4 files changed, 11 insertions(+), 10 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index bdf02b67c1d8..58713ad04d37 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -1810,9 +1810,7 @@ static void hsw_crtc_disable(struct intel_atomic_state *state,
 /* Prefer intel_encoder_is_combo() */
 bool intel_phy_is_combo(struct intel_display *display, enum phy phy)
 {
-	if (phy == PHY_NONE)
-		return false;
-	else if (display->platform.alderlake_s)
+	if (display->platform.alderlake_s)
 		return phy <= PHY_E;
 	else if (display->platform.dg1 || display->platform.rocketlake)
 		return phy <= PHY_D;
@@ -1866,7 +1864,7 @@ bool intel_phy_is_snps(struct intel_display *display, enum phy phy)
 	 * For DG2, and for DG2 only, all four "combo" ports and the TC1 port
 	 * (PHY E) use Synopsis PHYs. See intel_phy_is_tc().
 	 */
-	return display->platform.dg2 && phy > PHY_NONE && phy <= PHY_E;
+	return display->platform.dg2 && phy <= PHY_E;
 }
 
 /* Prefer intel_encoder_to_phy() */
@@ -1884,6 +1882,10 @@ enum phy intel_port_to_phy(struct intel_display *display, enum port port)
 		 port == PORT_D)
 		return PHY_A;
 
+	if (drm_WARN(display->drm, port < 0,
+		     "PHY is invalid if port < 0 (%d), assuming PHY_A\n", port))
+		return PHY_A;
+
 	return PHY_A + port - PORT_A;
 }
 
diff --git a/drivers/gpu/drm/i915/display/intel_display.h b/drivers/gpu/drm/i915/display/intel_display.h
index 98b589e8360d..a4f621934b33 100644
--- a/drivers/gpu/drm/i915/display/intel_display.h
+++ b/drivers/gpu/drm/i915/display/intel_display.h
@@ -136,8 +136,6 @@ enum tc_port {
 };
 
 enum phy {
-	PHY_NONE = -1,
-
 	PHY_A = 0,
 	PHY_B,
 	PHY_C,
diff --git a/drivers/gpu/drm/i915/display/intel_display_power_well.c b/drivers/gpu/drm/i915/display/intel_display_power_well.c
index 04bd0dde5bed..daea2452a19e 100644
--- a/drivers/gpu/drm/i915/display/intel_display_power_well.c
+++ b/drivers/gpu/drm/i915/display/intel_display_power_well.c
@@ -325,7 +325,11 @@ static enum phy icl_aux_pw_to_phy(struct intel_display *display,
 {
 	struct intel_encoder *encoder = icl_aux_pw_to_encoder(display, power_well);
 
-	return encoder ? intel_encoder_to_phy(encoder) : PHY_NONE;
+	if (drm_WARN(display->drm, !encoder,
+		     "PHY is invalid if encoder is NULL, assuming PHY_A\n"))
+		return PHY_A;
+
+	return intel_encoder_to_phy(encoder);
 }
 
 static bool icl_aux_pw_is_tc_phy(struct intel_display *display,
diff --git a/drivers/gpu/drm/i915/display/intel_hti.c b/drivers/gpu/drm/i915/display/intel_hti.c
index dc454420c134..56602240ceff 100644
--- a/drivers/gpu/drm/i915/display/intel_hti.c
+++ b/drivers/gpu/drm/i915/display/intel_hti.c
@@ -23,9 +23,6 @@ void intel_hti_init(struct intel_display *display)
 
 bool intel_hti_uses_phy(struct intel_display *display, enum phy phy)
 {
-	if (drm_WARN_ON(display->drm, phy == PHY_NONE))
-		return false;
-
 	return display->hti.state & HDPORT_ENABLED &&
 		display->hti.state & HDPORT_DDI_USED(phy);
 }
-- 
2.53.0


^ permalink raw reply related	[flat|nested] 13+ messages in thread

* ✗ CI.checkpatch: warning for drm/i915/display: harden some bit-shifting operations (rev6)
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
                   ` (3 preceding siblings ...)
  2026-06-09  9:52 ` [PATCH v6 4/4] drm/i915/display: remove unnecessary PHY_NONE definition Luca Coelho
@ 2026-06-09 10:19 ` Patchwork
  2026-06-09 10:21 ` ✓ CI.KUnit: success " Patchwork
                   ` (2 subsequent siblings)
  7 siblings, 0 replies; 13+ messages in thread
From: Patchwork @ 2026-06-09 10:19 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-xe

== Series Details ==

Series: drm/i915/display: harden some bit-shifting operations (rev6)
URL   : https://patchwork.freedesktop.org/series/166864/
State : warning

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
061140b9bc586ae7f40abc1249c97e1cc72d1b9d
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit dbe7fa9987d85eeb9ab4e975d0bebab80ebaebff
Author: Luca Coelho <luciano.coelho@intel.com>
Date:   Tue Jun 9 12:52:39 2026 +0300

    drm/i915/display: remove unnecessary PHY_NONE definition
    
    PHY_NONE is not really used, but we define it and, thus, need to check
    for it in a few places we use phy.  The only potential places where
    phy may become PHY_NONE, is in intel_port_to_phy(), where it derives
    from port, which can be PORT_NONE.  Many of its callers don't check
    for PHY_NONE, which can cause unknown behavior.  Additionally, this
    can only happen if the encoder used has PORT_NONE, which should not be
    the case either, without unexpected consequences.
    
    Remove the PHY_NONE definition entirely and add a couple of WARNs at
    the relevant places, just to be sure.
    
    Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
+ /mt/dim checkpatch 1e8798282ef0590ad21ca33d80e225208d9c7864 drm-intel
00783f8780c9 drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros
652d242ecf71 drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros
-:34: CHECK:MACRO_ARG_PRECEDENCE: Macro argument 'phy' may be better as '(phy)' to avoid precedence issues
#34: FILE: drivers/gpu/drm/i915/display/intel_display_regs.h:2878:
+#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)	_PICK(phy & 0x3, 0, 2, 4, 6)

-:35: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'phy' - possible side-effects?
#35: FILE: drivers/gpu/drm/i915/display/intel_display_regs.h:2879:
+#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \
+	REG_GENMASK(ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) + 1, \
+		    ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))

total: 0 errors, 0 warnings, 2 checks, 22 lines checked
0dfd1442f0ab drm/i915/display: harden shift in intel_ddi_compute_config_late()
dbe7fa9987d8 drm/i915/display: remove unnecessary PHY_NONE definition



^ permalink raw reply	[flat|nested] 13+ messages in thread

* ✓ CI.KUnit: success for drm/i915/display: harden some bit-shifting operations (rev6)
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
                   ` (4 preceding siblings ...)
  2026-06-09 10:19 ` ✗ CI.checkpatch: warning for drm/i915/display: harden some bit-shifting operations (rev6) Patchwork
@ 2026-06-09 10:21 ` Patchwork
  2026-06-09 11:20 ` ✓ Xe.CI.BAT: " Patchwork
  2026-06-09 23:10 ` ✓ Xe.CI.FULL: " Patchwork
  7 siblings, 0 replies; 13+ messages in thread
From: Patchwork @ 2026-06-09 10:21 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-xe

== Series Details ==

Series: drm/i915/display: harden some bit-shifting operations (rev6)
URL   : https://patchwork.freedesktop.org/series/166864/
State : success

== Summary ==

+ trap cleanup EXIT
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[10:19:30] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[10:19:35] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=25
[10:20:16] Starting KUnit Kernel (1/1)...
[10:20:16] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[10:20:16] ================== guc_buf (11 subtests) ===================
[10:20:16] [PASSED] test_smallest
[10:20:16] [PASSED] test_largest
[10:20:16] [PASSED] test_granular
[10:20:16] [PASSED] test_unique
[10:20:16] [PASSED] test_overlap
[10:20:16] [PASSED] test_reusable
[10:20:16] [PASSED] test_too_big
[10:20:16] [PASSED] test_flush
[10:20:16] [PASSED] test_lookup
[10:20:16] [PASSED] test_data
[10:20:16] [PASSED] test_class
[10:20:16] ===================== [PASSED] guc_buf =====================
[10:20:16] =================== guc_dbm (7 subtests) ===================
[10:20:16] [PASSED] test_empty
[10:20:16] [PASSED] test_default
[10:20:16] ======================== test_size  ========================
[10:20:16] [PASSED] 4
[10:20:16] [PASSED] 8
[10:20:16] [PASSED] 32
[10:20:16] [PASSED] 256
[10:20:16] ==================== [PASSED] test_size ====================
[10:20:16] ======================= test_reuse  ========================
[10:20:16] [PASSED] 4
[10:20:16] [PASSED] 8
[10:20:16] [PASSED] 32
[10:20:16] [PASSED] 256
[10:20:16] =================== [PASSED] test_reuse ====================
[10:20:16] =================== test_range_overlap  ====================
[10:20:16] [PASSED] 4
[10:20:16] [PASSED] 8
[10:20:16] [PASSED] 32
[10:20:16] [PASSED] 256
[10:20:16] =============== [PASSED] test_range_overlap ================
[10:20:16] =================== test_range_compact  ====================
[10:20:16] [PASSED] 4
[10:20:16] [PASSED] 8
[10:20:16] [PASSED] 32
[10:20:16] [PASSED] 256
[10:20:16] =============== [PASSED] test_range_compact ================
[10:20:16] ==================== test_range_spare  =====================
[10:20:16] [PASSED] 4
[10:20:16] [PASSED] 8
[10:20:16] [PASSED] 32
[10:20:16] [PASSED] 256
[10:20:16] ================ [PASSED] test_range_spare =================
[10:20:16] ===================== [PASSED] guc_dbm =====================
[10:20:16] =================== guc_idm (6 subtests) ===================
[10:20:16] [PASSED] bad_init
[10:20:16] [PASSED] no_init
[10:20:16] [PASSED] init_fini
[10:20:16] [PASSED] check_used
[10:20:16] [PASSED] check_quota
[10:20:16] [PASSED] check_all
[10:20:16] ===================== [PASSED] guc_idm =====================
[10:20:16] ================== no_relay (3 subtests) ===================
[10:20:16] [PASSED] xe_drops_guc2pf_if_not_ready
[10:20:16] [PASSED] xe_drops_guc2vf_if_not_ready
[10:20:16] [PASSED] xe_rejects_send_if_not_ready
[10:20:16] ==================== [PASSED] no_relay =====================
[10:20:16] ================== pf_relay (14 subtests) ==================
[10:20:16] [PASSED] pf_rejects_guc2pf_too_short
[10:20:16] [PASSED] pf_rejects_guc2pf_too_long
[10:20:16] [PASSED] pf_rejects_guc2pf_no_payload
[10:20:16] [PASSED] pf_fails_no_payload
[10:20:16] [PASSED] pf_fails_bad_origin
[10:20:16] [PASSED] pf_fails_bad_type
[10:20:16] [PASSED] pf_txn_reports_error
[10:20:16] [PASSED] pf_txn_sends_pf2guc
[10:20:16] [PASSED] pf_sends_pf2guc
[10:20:16] [SKIPPED] pf_loopback_nop
[10:20:16] [SKIPPED] pf_loopback_echo
[10:20:16] [SKIPPED] pf_loopback_fail
[10:20:16] [SKIPPED] pf_loopback_busy
[10:20:16] [SKIPPED] pf_loopback_retry
[10:20:16] ==================== [PASSED] pf_relay =====================
[10:20:16] ================== vf_relay (3 subtests) ===================
[10:20:16] [PASSED] vf_rejects_guc2vf_too_short
[10:20:16] [PASSED] vf_rejects_guc2vf_too_long
[10:20:16] [PASSED] vf_rejects_guc2vf_no_payload
[10:20:16] ==================== [PASSED] vf_relay =====================
[10:20:16] ================ pf_gt_config (9 subtests) =================
[10:20:16] [PASSED] fair_contexts_1vf
[10:20:16] [PASSED] fair_doorbells_1vf
[10:20:16] [PASSED] fair_ggtt_1vf
[10:20:16] ====================== fair_vram_1vf  ======================
[10:20:16] [PASSED] 3.50 GiB
[10:20:16] [PASSED] 11.5 GiB
[10:20:16] [PASSED] 15.5 GiB
[10:20:16] [PASSED] 31.5 GiB
[10:20:16] [PASSED] 63.5 GiB
[10:20:16] [PASSED] 1.91 GiB
[10:20:16] ================== [PASSED] fair_vram_1vf ==================
[10:20:16] ================ fair_vram_1vf_admin_only  =================
[10:20:16] [PASSED] 3.50 GiB
[10:20:16] [PASSED] 11.5 GiB
[10:20:16] [PASSED] 15.5 GiB
[10:20:16] [PASSED] 31.5 GiB
[10:20:16] [PASSED] 63.5 GiB
[10:20:16] [PASSED] 1.91 GiB
[10:20:16] ============ [PASSED] fair_vram_1vf_admin_only =============
[10:20:16] ====================== fair_contexts  ======================
[10:20:16] [PASSED] 1 VF
[10:20:16] [PASSED] 2 VFs
[10:20:16] [PASSED] 3 VFs
[10:20:16] [PASSED] 4 VFs
[10:20:16] [PASSED] 5 VFs
[10:20:16] [PASSED] 6 VFs
[10:20:16] [PASSED] 7 VFs
[10:20:16] [PASSED] 8 VFs
[10:20:16] [PASSED] 9 VFs
[10:20:16] [PASSED] 10 VFs
[10:20:16] [PASSED] 11 VFs
[10:20:16] [PASSED] 12 VFs
[10:20:16] [PASSED] 13 VFs
[10:20:16] [PASSED] 14 VFs
[10:20:16] [PASSED] 15 VFs
[10:20:16] [PASSED] 16 VFs
[10:20:16] [PASSED] 17 VFs
[10:20:16] [PASSED] 18 VFs
[10:20:16] [PASSED] 19 VFs
[10:20:16] [PASSED] 20 VFs
[10:20:16] [PASSED] 21 VFs
[10:20:16] [PASSED] 22 VFs
[10:20:16] [PASSED] 23 VFs
[10:20:16] [PASSED] 24 VFs
[10:20:16] [PASSED] 25 VFs
[10:20:16] [PASSED] 26 VFs
[10:20:16] [PASSED] 27 VFs
[10:20:16] [PASSED] 28 VFs
[10:20:16] [PASSED] 29 VFs
[10:20:17] [PASSED] 30 VFs
[10:20:17] [PASSED] 31 VFs
[10:20:17] [PASSED] 32 VFs
[10:20:17] [PASSED] 33 VFs
[10:20:17] [PASSED] 34 VFs
[10:20:17] [PASSED] 35 VFs
[10:20:17] [PASSED] 36 VFs
[10:20:17] [PASSED] 37 VFs
[10:20:17] [PASSED] 38 VFs
[10:20:17] [PASSED] 39 VFs
[10:20:17] [PASSED] 40 VFs
[10:20:17] [PASSED] 41 VFs
[10:20:17] [PASSED] 42 VFs
[10:20:17] [PASSED] 43 VFs
[10:20:17] [PASSED] 44 VFs
[10:20:17] [PASSED] 45 VFs
[10:20:17] [PASSED] 46 VFs
[10:20:17] [PASSED] 47 VFs
[10:20:17] [PASSED] 48 VFs
[10:20:17] [PASSED] 49 VFs
[10:20:17] [PASSED] 50 VFs
[10:20:17] [PASSED] 51 VFs
[10:20:17] [PASSED] 52 VFs
[10:20:17] [PASSED] 53 VFs
[10:20:17] [PASSED] 54 VFs
[10:20:17] [PASSED] 55 VFs
[10:20:17] [PASSED] 56 VFs
[10:20:17] [PASSED] 57 VFs
[10:20:17] [PASSED] 58 VFs
[10:20:17] [PASSED] 59 VFs
[10:20:17] [PASSED] 60 VFs
[10:20:17] [PASSED] 61 VFs
[10:20:17] [PASSED] 62 VFs
[10:20:17] [PASSED] 63 VFs
[10:20:17] ================== [PASSED] fair_contexts ==================
[10:20:17] ===================== fair_doorbells  ======================
[10:20:17] [PASSED] 1 VF
[10:20:17] [PASSED] 2 VFs
[10:20:17] [PASSED] 3 VFs
[10:20:17] [PASSED] 4 VFs
[10:20:17] [PASSED] 5 VFs
[10:20:17] [PASSED] 6 VFs
[10:20:17] [PASSED] 7 VFs
[10:20:17] [PASSED] 8 VFs
[10:20:17] [PASSED] 9 VFs
[10:20:17] [PASSED] 10 VFs
[10:20:17] [PASSED] 11 VFs
[10:20:17] [PASSED] 12 VFs
[10:20:17] [PASSED] 13 VFs
[10:20:17] [PASSED] 14 VFs
[10:20:17] [PASSED] 15 VFs
[10:20:17] [PASSED] 16 VFs
[10:20:17] [PASSED] 17 VFs
[10:20:17] [PASSED] 18 VFs
[10:20:17] [PASSED] 19 VFs
[10:20:17] [PASSED] 20 VFs
[10:20:17] [PASSED] 21 VFs
[10:20:17] [PASSED] 22 VFs
[10:20:17] [PASSED] 23 VFs
[10:20:17] [PASSED] 24 VFs
[10:20:17] [PASSED] 25 VFs
[10:20:17] [PASSED] 26 VFs
[10:20:17] [PASSED] 27 VFs
[10:20:17] [PASSED] 28 VFs
[10:20:17] [PASSED] 29 VFs
[10:20:17] [PASSED] 30 VFs
[10:20:17] [PASSED] 31 VFs
[10:20:17] [PASSED] 32 VFs
[10:20:17] [PASSED] 33 VFs
[10:20:17] [PASSED] 34 VFs
[10:20:17] [PASSED] 35 VFs
[10:20:17] [PASSED] 36 VFs
[10:20:17] [PASSED] 37 VFs
[10:20:17] [PASSED] 38 VFs
[10:20:17] [PASSED] 39 VFs
[10:20:17] [PASSED] 40 VFs
[10:20:17] [PASSED] 41 VFs
[10:20:17] [PASSED] 42 VFs
[10:20:17] [PASSED] 43 VFs
[10:20:17] [PASSED] 44 VFs
[10:20:17] [PASSED] 45 VFs
[10:20:17] [PASSED] 46 VFs
[10:20:17] [PASSED] 47 VFs
[10:20:17] [PASSED] 48 VFs
[10:20:17] [PASSED] 49 VFs
[10:20:17] [PASSED] 50 VFs
[10:20:17] [PASSED] 51 VFs
[10:20:17] [PASSED] 52 VFs
[10:20:17] [PASSED] 53 VFs
[10:20:17] [PASSED] 54 VFs
[10:20:17] [PASSED] 55 VFs
[10:20:17] [PASSED] 56 VFs
[10:20:17] [PASSED] 57 VFs
[10:20:17] [PASSED] 58 VFs
[10:20:17] [PASSED] 59 VFs
[10:20:17] [PASSED] 60 VFs
[10:20:17] [PASSED] 61 VFs
[10:20:17] [PASSED] 62 VFs
[10:20:17] [PASSED] 63 VFs
[10:20:17] ================= [PASSED] fair_doorbells ==================
[10:20:17] ======================== fair_ggtt  ========================
[10:20:17] [PASSED] 1 VF
[10:20:17] [PASSED] 2 VFs
[10:20:17] [PASSED] 3 VFs
[10:20:17] [PASSED] 4 VFs
[10:20:17] [PASSED] 5 VFs
[10:20:17] [PASSED] 6 VFs
[10:20:17] [PASSED] 7 VFs
[10:20:17] [PASSED] 8 VFs
[10:20:17] [PASSED] 9 VFs
[10:20:17] [PASSED] 10 VFs
[10:20:17] [PASSED] 11 VFs
[10:20:17] [PASSED] 12 VFs
[10:20:17] [PASSED] 13 VFs
[10:20:17] [PASSED] 14 VFs
[10:20:17] [PASSED] 15 VFs
[10:20:17] [PASSED] 16 VFs
[10:20:17] [PASSED] 17 VFs
[10:20:17] [PASSED] 18 VFs
[10:20:17] [PASSED] 19 VFs
[10:20:17] [PASSED] 20 VFs
[10:20:17] [PASSED] 21 VFs
[10:20:17] [PASSED] 22 VFs
[10:20:17] [PASSED] 23 VFs
[10:20:17] [PASSED] 24 VFs
[10:20:17] [PASSED] 25 VFs
[10:20:17] [PASSED] 26 VFs
[10:20:17] [PASSED] 27 VFs
[10:20:17] [PASSED] 28 VFs
[10:20:17] [PASSED] 29 VFs
[10:20:17] [PASSED] 30 VFs
[10:20:17] [PASSED] 31 VFs
[10:20:17] [PASSED] 32 VFs
[10:20:17] [PASSED] 33 VFs
[10:20:17] [PASSED] 34 VFs
[10:20:17] [PASSED] 35 VFs
[10:20:17] [PASSED] 36 VFs
[10:20:17] [PASSED] 37 VFs
[10:20:17] [PASSED] 38 VFs
[10:20:17] [PASSED] 39 VFs
[10:20:17] [PASSED] 40 VFs
[10:20:17] [PASSED] 41 VFs
[10:20:17] [PASSED] 42 VFs
[10:20:17] [PASSED] 43 VFs
[10:20:17] [PASSED] 44 VFs
[10:20:17] [PASSED] 45 VFs
[10:20:17] [PASSED] 46 VFs
[10:20:17] [PASSED] 47 VFs
[10:20:17] [PASSED] 48 VFs
[10:20:17] [PASSED] 49 VFs
[10:20:17] [PASSED] 50 VFs
[10:20:17] [PASSED] 51 VFs
[10:20:17] [PASSED] 52 VFs
[10:20:17] [PASSED] 53 VFs
[10:20:17] [PASSED] 54 VFs
[10:20:17] [PASSED] 55 VFs
[10:20:17] [PASSED] 56 VFs
[10:20:17] [PASSED] 57 VFs
[10:20:17] [PASSED] 58 VFs
[10:20:17] [PASSED] 59 VFs
[10:20:17] [PASSED] 60 VFs
[10:20:17] [PASSED] 61 VFs
[10:20:17] [PASSED] 62 VFs
[10:20:17] [PASSED] 63 VFs
[10:20:17] ==================== [PASSED] fair_ggtt ====================
[10:20:17] ======================== fair_vram  ========================
[10:20:17] [PASSED] 1 VF
[10:20:17] [PASSED] 2 VFs
[10:20:17] [PASSED] 3 VFs
[10:20:17] [PASSED] 4 VFs
[10:20:17] [PASSED] 5 VFs
[10:20:17] [PASSED] 6 VFs
[10:20:17] [PASSED] 7 VFs
[10:20:17] [PASSED] 8 VFs
[10:20:17] [PASSED] 9 VFs
[10:20:17] [PASSED] 10 VFs
[10:20:17] [PASSED] 11 VFs
[10:20:17] [PASSED] 12 VFs
[10:20:17] [PASSED] 13 VFs
[10:20:17] [PASSED] 14 VFs
[10:20:17] [PASSED] 15 VFs
[10:20:17] [PASSED] 16 VFs
[10:20:17] [PASSED] 17 VFs
[10:20:17] [PASSED] 18 VFs
[10:20:17] [PASSED] 19 VFs
[10:20:17] [PASSED] 20 VFs
[10:20:17] [PASSED] 21 VFs
[10:20:17] [PASSED] 22 VFs
[10:20:17] [PASSED] 23 VFs
[10:20:17] [PASSED] 24 VFs
[10:20:17] [PASSED] 25 VFs
[10:20:17] [PASSED] 26 VFs
[10:20:17] [PASSED] 27 VFs
[10:20:17] [PASSED] 28 VFs
[10:20:17] [PASSED] 29 VFs
[10:20:17] [PASSED] 30 VFs
[10:20:17] [PASSED] 31 VFs
[10:20:17] [PASSED] 32 VFs
[10:20:17] [PASSED] 33 VFs
[10:20:17] [PASSED] 34 VFs
[10:20:17] [PASSED] 35 VFs
[10:20:17] [PASSED] 36 VFs
[10:20:17] [PASSED] 37 VFs
[10:20:17] [PASSED] 38 VFs
[10:20:17] [PASSED] 39 VFs
[10:20:17] [PASSED] 40 VFs
[10:20:17] [PASSED] 41 VFs
[10:20:17] [PASSED] 42 VFs
[10:20:17] [PASSED] 43 VFs
[10:20:17] [PASSED] 44 VFs
[10:20:17] [PASSED] 45 VFs
[10:20:17] [PASSED] 46 VFs
[10:20:17] [PASSED] 47 VFs
[10:20:17] [PASSED] 48 VFs
[10:20:17] [PASSED] 49 VFs
[10:20:17] [PASSED] 50 VFs
[10:20:17] [PASSED] 51 VFs
[10:20:17] [PASSED] 52 VFs
[10:20:17] [PASSED] 53 VFs
[10:20:17] [PASSED] 54 VFs
[10:20:17] [PASSED] 55 VFs
[10:20:17] [PASSED] 56 VFs
[10:20:17] [PASSED] 57 VFs
[10:20:17] [PASSED] 58 VFs
[10:20:17] [PASSED] 59 VFs
[10:20:17] [PASSED] 60 VFs
[10:20:17] [PASSED] 61 VFs
[10:20:17] [PASSED] 62 VFs
[10:20:17] [PASSED] 63 VFs
[10:20:17] ==================== [PASSED] fair_vram ====================
[10:20:17] ================== [PASSED] pf_gt_config ===================
[10:20:17] ===================== lmtt (1 subtest) =====================
[10:20:17] ======================== test_ops  =========================
[10:20:17] [PASSED] 2-level
[10:20:17] [PASSED] multi-level
[10:20:17] ==================== [PASSED] test_ops =====================
[10:20:17] ====================== [PASSED] lmtt =======================
[10:20:17] ================= pf_service (11 subtests) =================
[10:20:17] [PASSED] pf_negotiate_any
[10:20:17] [PASSED] pf_negotiate_base_match
[10:20:17] [PASSED] pf_negotiate_base_newer
[10:20:17] [PASSED] pf_negotiate_base_next
[10:20:17] [SKIPPED] pf_negotiate_base_older
[10:20:17] [PASSED] pf_negotiate_base_prev
[10:20:17] [PASSED] pf_negotiate_latest_match
[10:20:17] [PASSED] pf_negotiate_latest_newer
[10:20:17] [PASSED] pf_negotiate_latest_next
[10:20:17] [SKIPPED] pf_negotiate_latest_older
[10:20:17] [SKIPPED] pf_negotiate_latest_prev
[10:20:17] =================== [PASSED] pf_service ====================
[10:20:17] ================= xe_guc_g2g (2 subtests) ==================
[10:20:17] ============== xe_live_guc_g2g_kunit_default  ==============
[10:20:17] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[10:20:17] ============== xe_live_guc_g2g_kunit_allmem  ===============
[10:20:17] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[10:20:17] =================== [SKIPPED] xe_guc_g2g ===================
[10:20:17] =================== xe_mocs (2 subtests) ===================
[10:20:17] ================ xe_live_mocs_kernel_kunit  ================
[10:20:17] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[10:20:17] ================ xe_live_mocs_reset_kunit  =================
[10:20:17] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[10:20:17] ==================== [SKIPPED] xe_mocs =====================
[10:20:17] ================= xe_migrate (2 subtests) ==================
[10:20:17] ================= xe_migrate_sanity_kunit  =================
[10:20:17] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[10:20:17] ================== xe_validate_ccs_kunit  ==================
[10:20:17] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[10:20:17] =================== [SKIPPED] xe_migrate ===================
[10:20:17] ================== xe_dma_buf (1 subtest) ==================
[10:20:17] ==================== xe_dma_buf_kunit  =====================
[10:20:17] ================ [SKIPPED] xe_dma_buf_kunit ================
[10:20:17] =================== [SKIPPED] xe_dma_buf ===================
[10:20:17] ================= xe_bo_shrink (1 subtest) =================
[10:20:17] =================== xe_bo_shrink_kunit  ====================
[10:20:17] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[10:20:17] ================== [SKIPPED] xe_bo_shrink ==================
[10:20:17] ==================== xe_bo (2 subtests) ====================
[10:20:17] ================== xe_ccs_migrate_kunit  ===================
[10:20:17] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[10:20:17] ==================== xe_bo_evict_kunit  ====================
[10:20:17] =============== [SKIPPED] xe_bo_evict_kunit ================
[10:20:17] ===================== [SKIPPED] xe_bo ======================
[10:20:17] ==================== args (13 subtests) ====================
[10:20:17] [PASSED] count_args_test
[10:20:17] [PASSED] call_args_example
[10:20:17] [PASSED] call_args_test
[10:20:17] [PASSED] drop_first_arg_example
[10:20:17] [PASSED] drop_first_arg_test
[10:20:17] [PASSED] first_arg_example
[10:20:17] [PASSED] first_arg_test
[10:20:17] [PASSED] last_arg_example
[10:20:17] [PASSED] last_arg_test
[10:20:17] [PASSED] pick_arg_example
[10:20:17] [PASSED] if_args_example
[10:20:17] [PASSED] if_args_test
[10:20:17] [PASSED] sep_comma_example
[10:20:17] ====================== [PASSED] args =======================
[10:20:17] =================== xe_pci (3 subtests) ====================
[10:20:17] ==================== check_graphics_ip  ====================
[10:20:17] [PASSED] 12.00 Xe_LP
[10:20:17] [PASSED] 12.10 Xe_LP+
[10:20:17] [PASSED] 12.55 Xe_HPG
[10:20:17] [PASSED] 12.60 Xe_HPC
[10:20:17] [PASSED] 12.70 Xe_LPG
[10:20:17] [PASSED] 12.71 Xe_LPG
[10:20:17] [PASSED] 12.74 Xe_LPG+
[10:20:17] [PASSED] 20.01 Xe2_HPG
[10:20:17] [PASSED] 20.02 Xe2_HPG
[10:20:17] [PASSED] 20.04 Xe2_LPG
[10:20:17] [PASSED] 30.00 Xe3_LPG
[10:20:17] [PASSED] 30.01 Xe3_LPG
[10:20:17] [PASSED] 30.03 Xe3_LPG
[10:20:17] [PASSED] 30.04 Xe3_LPG
[10:20:17] [PASSED] 30.05 Xe3_LPG
[10:20:17] [PASSED] 35.10 Xe3p_LPG
[10:20:17] [PASSED] 35.11 Xe3p_XPC
[10:20:17] ================ [PASSED] check_graphics_ip ================
[10:20:17] ===================== check_media_ip  ======================
[10:20:17] [PASSED] 12.00 Xe_M
[10:20:17] [PASSED] 12.55 Xe_HPM
[10:20:17] [PASSED] 13.00 Xe_LPM+
[10:20:17] [PASSED] 13.01 Xe2_HPM
[10:20:17] [PASSED] 20.00 Xe2_LPM
[10:20:17] [PASSED] 30.00 Xe3_LPM
[10:20:17] [PASSED] 30.02 Xe3_LPM
[10:20:17] [PASSED] 35.00 Xe3p_LPM
[10:20:17] [PASSED] 35.03 Xe3p_HPM
[10:20:17] ================= [PASSED] check_media_ip ==================
[10:20:17] =================== check_platform_desc  ===================
[10:20:17] [PASSED] 0x9A60 (TIGERLAKE)
[10:20:17] [PASSED] 0x9A68 (TIGERLAKE)
[10:20:17] [PASSED] 0x9A70 (TIGERLAKE)
[10:20:17] [PASSED] 0x9A40 (TIGERLAKE)
[10:20:17] [PASSED] 0x9A49 (TIGERLAKE)
[10:20:17] [PASSED] 0x9A59 (TIGERLAKE)
[10:20:17] [PASSED] 0x9A78 (TIGERLAKE)
[10:20:17] [PASSED] 0x9AC0 (TIGERLAKE)
[10:20:17] [PASSED] 0x9AC9 (TIGERLAKE)
[10:20:17] [PASSED] 0x9AD9 (TIGERLAKE)
[10:20:17] [PASSED] 0x9AF8 (TIGERLAKE)
[10:20:17] [PASSED] 0x4C80 (ROCKETLAKE)
[10:20:17] [PASSED] 0x4C8A (ROCKETLAKE)
[10:20:17] [PASSED] 0x4C8B (ROCKETLAKE)
[10:20:17] [PASSED] 0x4C8C (ROCKETLAKE)
[10:20:17] [PASSED] 0x4C90 (ROCKETLAKE)
[10:20:17] [PASSED] 0x4C9A (ROCKETLAKE)
[10:20:17] [PASSED] 0x4680 (ALDERLAKE_S)
[10:20:17] [PASSED] 0x4682 (ALDERLAKE_S)
[10:20:17] [PASSED] 0x4688 (ALDERLAKE_S)
[10:20:17] [PASSED] 0x468A (ALDERLAKE_S)
[10:20:17] [PASSED] 0x468B (ALDERLAKE_S)
[10:20:17] [PASSED] 0x4690 (ALDERLAKE_S)
[10:20:17] [PASSED] 0x4692 (ALDERLAKE_S)
[10:20:17] [PASSED] 0x4693 (ALDERLAKE_S)
[10:20:17] [PASSED] 0x46A0 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46A1 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46A2 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46A3 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46A6 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46A8 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46AA (ALDERLAKE_P)
[10:20:17] [PASSED] 0x462A (ALDERLAKE_P)
[10:20:17] [PASSED] 0x4626 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x4628 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46B0 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46B1 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46B2 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46B3 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46C0 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46C1 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46C2 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46C3 (ALDERLAKE_P)
[10:20:17] [PASSED] 0x46D0 (ALDERLAKE_N)
[10:20:17] [PASSED] 0x46D1 (ALDERLAKE_N)
[10:20:17] [PASSED] 0x46D2 (ALDERLAKE_N)
[10:20:17] [PASSED] 0x46D3 (ALDERLAKE_N)
[10:20:17] [PASSED] 0x46D4 (ALDERLAKE_N)
[10:20:17] [PASSED] 0xA721 (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7A1 (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7A9 (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7AC (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7AD (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA720 (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7A0 (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7A8 (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7AA (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA7AB (ALDERLAKE_P)
[10:20:17] [PASSED] 0xA780 (ALDERLAKE_S)
[10:20:17] [PASSED] 0xA781 (ALDERLAKE_S)
[10:20:17] [PASSED] 0xA782 (ALDERLAKE_S)
[10:20:17] [PASSED] 0xA783 (ALDERLAKE_S)
[10:20:17] [PASSED] 0xA788 (ALDERLAKE_S)
[10:20:17] [PASSED] 0xA789 (ALDERLAKE_S)
[10:20:17] [PASSED] 0xA78A (ALDERLAKE_S)
[10:20:17] [PASSED] 0xA78B (ALDERLAKE_S)
[10:20:17] [PASSED] 0x4905 (DG1)
[10:20:17] [PASSED] 0x4906 (DG1)
[10:20:17] [PASSED] 0x4907 (DG1)
[10:20:17] [PASSED] 0x4908 (DG1)
[10:20:17] [PASSED] 0x4909 (DG1)
[10:20:17] [PASSED] 0x56C0 (DG2)
[10:20:17] [PASSED] 0x56C2 (DG2)
[10:20:17] [PASSED] 0x56C1 (DG2)
[10:20:17] [PASSED] 0x7D51 (METEORLAKE)
[10:20:17] [PASSED] 0x7DD1 (METEORLAKE)
[10:20:17] [PASSED] 0x7D41 (METEORLAKE)
[10:20:17] [PASSED] 0x7D67 (METEORLAKE)
[10:20:17] [PASSED] 0xB640 (METEORLAKE)
[10:20:17] [PASSED] 0x56A0 (DG2)
[10:20:17] [PASSED] 0x56A1 (DG2)
[10:20:17] [PASSED] 0x56A2 (DG2)
[10:20:17] [PASSED] 0x56BE (DG2)
[10:20:17] [PASSED] 0x56BF (DG2)
[10:20:17] [PASSED] 0x5690 (DG2)
[10:20:17] [PASSED] 0x5691 (DG2)
[10:20:17] [PASSED] 0x5692 (DG2)
[10:20:17] [PASSED] 0x56A5 (DG2)
[10:20:17] [PASSED] 0x56A6 (DG2)
[10:20:17] [PASSED] 0x56B0 (DG2)
[10:20:17] [PASSED] 0x56B1 (DG2)
[10:20:17] [PASSED] 0x56BA (DG2)
[10:20:17] [PASSED] 0x56BB (DG2)
[10:20:17] [PASSED] 0x56BC (DG2)
[10:20:17] [PASSED] 0x56BD (DG2)
[10:20:17] [PASSED] 0x5693 (DG2)
[10:20:17] [PASSED] 0x5694 (DG2)
[10:20:17] [PASSED] 0x5695 (DG2)
[10:20:17] [PASSED] 0x56A3 (DG2)
[10:20:17] [PASSED] 0x56A4 (DG2)
[10:20:17] [PASSED] 0x56B2 (DG2)
[10:20:17] [PASSED] 0x56B3 (DG2)
[10:20:17] [PASSED] 0x5696 (DG2)
[10:20:17] [PASSED] 0x5697 (DG2)
[10:20:17] [PASSED] 0xB69 (PVC)
[10:20:17] [PASSED] 0xB6E (PVC)
[10:20:17] [PASSED] 0xBD4 (PVC)
[10:20:17] [PASSED] 0xBD5 (PVC)
[10:20:17] [PASSED] 0xBD6 (PVC)
[10:20:17] [PASSED] 0xBD7 (PVC)
[10:20:17] [PASSED] 0xBD8 (PVC)
[10:20:17] [PASSED] 0xBD9 (PVC)
[10:20:17] [PASSED] 0xBDA (PVC)
[10:20:17] [PASSED] 0xBDB (PVC)
[10:20:17] [PASSED] 0xBE0 (PVC)
[10:20:17] [PASSED] 0xBE1 (PVC)
[10:20:17] [PASSED] 0xBE5 (PVC)
[10:20:17] [PASSED] 0x7D40 (METEORLAKE)
[10:20:17] [PASSED] 0x7D45 (METEORLAKE)
[10:20:17] [PASSED] 0x7D55 (METEORLAKE)
[10:20:17] [PASSED] 0x7D60 (METEORLAKE)
[10:20:17] [PASSED] 0x7DD5 (METEORLAKE)
[10:20:17] [PASSED] 0x6420 (LUNARLAKE)
[10:20:17] [PASSED] 0x64A0 (LUNARLAKE)
[10:20:17] [PASSED] 0x64B0 (LUNARLAKE)
[10:20:17] [PASSED] 0xE202 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE209 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE20B (BATTLEMAGE)
[10:20:17] [PASSED] 0xE20C (BATTLEMAGE)
[10:20:17] [PASSED] 0xE20D (BATTLEMAGE)
[10:20:17] [PASSED] 0xE210 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE211 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE212 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE216 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE220 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE221 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE222 (BATTLEMAGE)
[10:20:17] [PASSED] 0xE223 (BATTLEMAGE)
[10:20:17] [PASSED] 0xB080 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB081 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB082 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB083 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB084 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB085 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB086 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB087 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB08F (PANTHERLAKE)
[10:20:17] [PASSED] 0xB090 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB0A0 (PANTHERLAKE)
[10:20:17] [PASSED] 0xB0B0 (PANTHERLAKE)
[10:20:17] [PASSED] 0xFD80 (PANTHERLAKE)
[10:20:17] [PASSED] 0xFD81 (PANTHERLAKE)
[10:20:17] [PASSED] 0xD740 (NOVALAKE_S)
[10:20:17] [PASSED] 0xD741 (NOVALAKE_S)
[10:20:17] [PASSED] 0xD742 (NOVALAKE_S)
[10:20:17] [PASSED] 0xD743 (NOVALAKE_S)
[10:20:17] [PASSED] 0xD744 (NOVALAKE_S)
[10:20:17] [PASSED] 0xD745 (NOVALAKE_S)
[10:20:17] [PASSED] 0x674C (CRESCENTISLAND)
[10:20:17] [PASSED] 0x674D (CRESCENTISLAND)
[10:20:17] [PASSED] 0x674E (CRESCENTISLAND)
[10:20:17] [PASSED] 0x674F (CRESCENTISLAND)
[10:20:17] [PASSED] 0x6750 (CRESCENTISLAND)
[10:20:17] [PASSED] 0xD750 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD751 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD752 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD753 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD754 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD755 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD756 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD757 (NOVALAKE_P)
[10:20:17] [PASSED] 0xD75F (NOVALAKE_P)
[10:20:17] =============== [PASSED] check_platform_desc ===============
[10:20:17] ===================== [PASSED] xe_pci ======================
[10:20:17] ============= xe_rtp_tables_test (4 subtests) ==============
[10:20:17] ================== xe_rtp_table_gt_test  ===================
[10:20:17] [PASSED] gt_was/14011060649
[10:20:17] [PASSED] gt_was/14011059788
[10:20:17] [PASSED] gt_was/14015795083
[10:20:17] [PASSED] gt_was/16021867713
[10:20:17] [PASSED] gt_was/14019449301
[10:20:17] [PASSED] gt_was/16028005424
[10:20:17] [PASSED] gt_was/14026578760
[10:20:17] [PASSED] gt_was/1409420604
[10:20:17] [PASSED] gt_was/1408615072
[10:20:17] [PASSED] gt_was/22010523718
[10:20:17] [PASSED] gt_was/14011006942
[10:20:17] [PASSED] gt_was/14014830051
[10:20:17] [PASSED] gt_was/18018781329
[10:20:17] [PASSED] gt_was/1509235366
[10:20:17] [PASSED] gt_was/18018781329
[10:20:17] [PASSED] gt_was/16016694945
[10:20:17] [PASSED] gt_was/14018575942
[10:20:17] [PASSED] gt_was/22016670082
[10:20:17] [PASSED] gt_was/22016670082
[10:20:17] [PASSED] gt_was/14017421178
[10:20:17] [PASSED] gt_was/16025250150
[10:20:17] [PASSED] gt_was/14021871409
[10:20:17] [PASSED] gt_was/16021865536
[10:20:17] [PASSED] gt_was/14021486841
[10:20:17] [PASSED] gt_was/14025160223
[10:20:17] [PASSED] gt_was/14026144927, 16029437861
[10:20:17] [PASSED] gt_was/14025635424
[10:20:17] [PASSED] gt_was/16028005424
[10:20:17] ============== [PASSED] xe_rtp_table_gt_test ===============
[10:20:17] ================== xe_rtp_table_gt_test  ===================
[10:20:17] [PASSED] gt_tunings/Tuning: Blend Fill Caching Optimization Disable
[10:20:17] [PASSED] gt_tunings/Tuning: 32B Access Enable
[10:20:17] [PASSED] gt_tunings/Tuning: L3 cache
[10:20:17] [PASSED] gt_tunings/Tuning: L3 cache - media
[10:20:17] [PASSED] gt_tunings/Tuning: Compression Overfetch
[10:20:17] [PASSED] gt_tunings/Tuning: Compression Overfetch - media
[10:20:17] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3
[10:20:17] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3 - media
[10:20:17] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only
[10:20:17] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only - media
[10:20:17] [PASSED] gt_tunings/Tuning: Stateless compression control
[10:20:17] [PASSED] gt_tunings/Tuning: Stateless compression control - media
[10:20:17] [PASSED] gt_tunings/Tuning: L3 RW flush all Cache
[10:20:17] [PASSED] gt_tunings/Tuning: L3 RW flush all cache - media
[10:20:17] [PASSED] gt_tunings/Tuning: Set STLB Bank Hash Mode to 4KB
[10:20:17] ============== [PASSED] xe_rtp_table_gt_test ===============
[10:20:17] ================== xe_rtp_table_oob_test  ==================
[10:20:17] [PASSED] oob_was/1607983814
[10:20:17] [PASSED] oob_was/16010904313
[10:20:17] [PASSED] oob_was/18022495364
[10:20:17] [PASSED] oob_was/22012773006
[10:20:17] [PASSED] oob_was/14014475959
[10:20:17] [PASSED] oob_was/22011391025
[10:20:17] [PASSED] oob_was/22012727170
[10:20:17] [PASSED] oob_was/22012727685
[10:20:17] [PASSED] oob_was/22016596838
[10:20:17] [PASSED] oob_was/18020744125
[10:20:17] [PASSED] oob_was/1409600907
[10:20:17] [PASSED] oob_was/22014953428
[10:20:17] [PASSED] oob_was/16017236439
[10:20:17] [PASSED] oob_was/14019821291
[10:20:17] [PASSED] oob_was/14015076503
[10:20:17] [PASSED] oob_was/14018913170
[10:20:17] [PASSED] oob_was/14018094691
[10:20:17] [PASSED] oob_was/18024947630
[10:20:17] [PASSED] oob_was/16022287689
[10:20:17] [PASSED] oob_was/13011645652
[10:20:17] [PASSED] oob_was/14022293748
[10:20:17] [PASSED] oob_was/22019794406
[10:20:17] [PASSED] oob_was/22019338487
[10:20:17] [PASSED] oob_was/16023588340
[10:20:17] [PASSED] oob_was/14019789679
[10:20:17] [PASSED] oob_was/14022866841
[10:20:17] [PASSED] oob_was/16021333562
[10:20:17] [PASSED] oob_was/14016712196
[10:20:17] [PASSED] oob_was/14015568240
[10:20:17] [PASSED] oob_was/18013179988
[10:20:17] [PASSED] oob_was/1508761755
[10:20:17] [PASSED] oob_was/16023105232
[10:20:17] [PASSED] oob_was/16026508708
[10:20:17] [PASSED] oob_was/14020001231
[10:20:17] [PASSED] oob_was/16023683509
[10:20:17] [PASSED] oob_was/14025515070
[10:20:17] [PASSED] oob_was/15015404425_disable
[10:20:17] [PASSED] oob_was/16026007364
[10:20:17] [PASSED] oob_was/14020316580
[10:20:17] [PASSED] oob_was/14025883347
[10:20:17] ============== [PASSED] xe_rtp_table_oob_test ==============
[10:20:17] ================ xe_rtp_table_dev_oob_test  ================
[10:20:17] [PASSED] device_oob_was/22010954014
[10:20:17] [PASSED] device_oob_was/15015404425
[10:20:17] [PASSED] device_oob_was/22019338487_display
[10:20:17] [PASSED] device_oob_was/14022085890
[10:20:17] [PASSED] device_oob_was/14026539277
[10:20:17] [PASSED] device_oob_was/14026633728
[10:20:17] [PASSED] device_oob_was/14026746987
[10:20:17] [PASSED] device_oob_was/14026779378
[10:20:17] ============ [PASSED] xe_rtp_table_dev_oob_test ============
[10:20:17] =============== [PASSED] xe_rtp_tables_test ================
[10:20:17] =================== xe_rtp (3 subtests) ====================
[10:20:17] =================== xe_rtp_rules_tests  ====================
[10:20:17] [PASSED] no
[10:20:17] [PASSED] yes
[10:20:17] [PASSED] no-and-no
[10:20:17] [PASSED] no-and-yes
[10:20:17] [PASSED] yes-and-no
[10:20:17] [PASSED] yes-and-yes
[10:20:17] [PASSED] no-or-no
[10:20:17] [PASSED] no-or-yes
[10:20:17] [PASSED] yes-or-no
[10:20:17] [PASSED] yes-or-yes
[10:20:17] [PASSED] no-yes-or-yes-no
[10:20:17] [PASSED] no-yes-or-yes-yes
[10:20:17] [PASSED] yes-yes-or-no-yes
[10:20:17] [PASSED] yes-yes-or-yes-yes
[10:20:17] [PASSED] no-no-or-yes-or-no
[10:20:17] [PASSED] or
[10:20:17] [PASSED] or-yes
[10:20:17] [PASSED] or-no
[10:20:17] [PASSED] yes-or
[10:20:17] [PASSED] no-or
[10:20:17] [PASSED] no-or-or-yes
[10:20:17] [PASSED] yes-or-or-no
[10:20:17] [PASSED] no-or-or-no
[10:20:17] [PASSED] missing-context-engine-class
[10:20:17] [PASSED] missing-context-engine-class-or-yes
[10:20:17] [PASSED] missing-context-engine-class-or-or-yes
[10:20:17] =============== [PASSED] xe_rtp_rules_tests ================
[10:20:17] =============== xe_rtp_process_to_sr_tests  ================
[10:20:17] [PASSED] coalesce-same-reg
[10:20:17] [PASSED] no-match-no-add
[10:20:17] [PASSED] two-regs-two-entries
[10:20:17] [PASSED] clr-one-set-other
[10:20:17] [PASSED] set-field
[10:20:17] [PASSED] conflict-duplicate
[10:20:17] [PASSED] conflict-not-disjoint
[10:20:17] [PASSED] conflict-reg-type
[10:20:17] [PASSED] bad-mcr-reg-forced-to-regular
[10:20:17] [PASSED] bad-regular-reg-forced-to-mcr
[10:20:17] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[10:20:17] ================== xe_rtp_process_tests  ===================
[10:20:17] [PASSED] active1
[10:20:17] [PASSED] active2
[10:20:17] [PASSED] active-inactive
[10:20:17] [PASSED] inactive-active
[10:20:17] [PASSED] inactive-active-inactive
[10:20:17] [PASSED] inactive-inactive-inactive
[10:20:17] ============== [PASSED] xe_rtp_process_tests ===============
[10:20:17] ===================== [PASSED] xe_rtp ======================
[10:20:17] ==================== xe_wa (1 subtest) =====================
[10:20:17] ======================== xe_wa_gt  =========================
[10:20:17] [PASSED] TIGERLAKE B0
[10:20:17] [PASSED] DG1 A0
[10:20:17] [PASSED] DG1 B0
[10:20:17] [PASSED] ALDERLAKE_S A0
[10:20:17] [PASSED] ALDERLAKE_S B0
[10:20:17] [PASSED] ALDERLAKE_S C0
[10:20:17] [PASSED] ALDERLAKE_S D0
[10:20:17] [PASSED] ALDERLAKE_P A0
[10:20:17] [PASSED] ALDERLAKE_P B0
[10:20:17] [PASSED] ALDERLAKE_P C0
[10:20:17] [PASSED] ALDERLAKE_S RPLS D0
[10:20:17] [PASSED] ALDERLAKE_P RPLU E0
[10:20:17] [PASSED] DG2 G10 C0
[10:20:17] [PASSED] DG2 G11 B1
[10:20:17] [PASSED] DG2 G12 A1
[10:20:17] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[10:20:17] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[10:20:17] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[10:20:17] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[10:20:17] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[10:20:17] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[10:20:17] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[10:20:17] ==================== [PASSED] xe_wa_gt =====================
[10:20:17] ====================== [PASSED] xe_wa ======================
[10:20:17] ============================================================
[10:20:17] Testing complete. Ran 715 tests: passed: 697, skipped: 18
[10:20:17] Elapsed time: 46.511s total, 4.485s configuring, 41.309s building, 0.679s running

+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[10:20:17] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[10:20:19] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=25
[10:20:49] Starting KUnit Kernel (1/1)...
[10:20:49] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[10:20:49] ============ drm_test_pick_cmdline (2 subtests) ============
[10:20:49] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[10:20:49] =============== drm_test_pick_cmdline_named  ===============
[10:20:49] [PASSED] NTSC
[10:20:49] [PASSED] NTSC-J
[10:20:49] [PASSED] PAL
[10:20:49] [PASSED] PAL-M
[10:20:49] =========== [PASSED] drm_test_pick_cmdline_named ===========
[10:20:49] ============== [PASSED] drm_test_pick_cmdline ==============
[10:20:49] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[10:20:49] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[10:20:49] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[10:20:49] =========== drm_validate_clone_mode (2 subtests) ===========
[10:20:49] ============== drm_test_check_in_clone_mode  ===============
[10:20:49] [PASSED] in_clone_mode
[10:20:49] [PASSED] not_in_clone_mode
[10:20:49] ========== [PASSED] drm_test_check_in_clone_mode ===========
[10:20:49] =============== drm_test_check_valid_clones  ===============
[10:20:49] [PASSED] not_in_clone_mode
[10:20:49] [PASSED] valid_clone
[10:20:49] [PASSED] invalid_clone
[10:20:49] =========== [PASSED] drm_test_check_valid_clones ===========
[10:20:49] ============= [PASSED] drm_validate_clone_mode =============
[10:20:49] ============= drm_validate_modeset (1 subtest) =============
[10:20:49] [PASSED] drm_test_check_connector_changed_modeset
[10:20:49] ============== [PASSED] drm_validate_modeset ===============
[10:20:49] ====== drm_test_bridge_get_current_state (2 subtests) ======
[10:20:49] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[10:20:49] [PASSED] drm_test_drm_bridge_get_current_state_legacy
[10:20:49] ======== [PASSED] drm_test_bridge_get_current_state ========
[10:20:49] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[10:20:49] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[10:20:49] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[10:20:49] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy
[10:20:49] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[10:20:49] ============== drm_bridge_alloc (2 subtests) ===============
[10:20:49] [PASSED] drm_test_drm_bridge_alloc_basic
[10:20:49] [PASSED] drm_test_drm_bridge_alloc_get_put
[10:20:49] ================ [PASSED] drm_bridge_alloc =================
[10:20:49] ============= drm_cmdline_parser (40 subtests) =============
[10:20:49] [PASSED] drm_test_cmdline_force_d_only
[10:20:49] [PASSED] drm_test_cmdline_force_D_only_dvi
[10:20:49] [PASSED] drm_test_cmdline_force_D_only_hdmi
[10:20:49] [PASSED] drm_test_cmdline_force_D_only_not_digital
[10:20:49] [PASSED] drm_test_cmdline_force_e_only
[10:20:49] [PASSED] drm_test_cmdline_res
[10:20:49] [PASSED] drm_test_cmdline_res_vesa
[10:20:49] [PASSED] drm_test_cmdline_res_vesa_rblank
[10:20:49] [PASSED] drm_test_cmdline_res_rblank
[10:20:49] [PASSED] drm_test_cmdline_res_bpp
[10:20:49] [PASSED] drm_test_cmdline_res_refresh
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[10:20:49] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[10:20:49] [PASSED] drm_test_cmdline_res_margins_force_on
[10:20:49] [PASSED] drm_test_cmdline_res_vesa_margins
[10:20:49] [PASSED] drm_test_cmdline_name
[10:20:49] [PASSED] drm_test_cmdline_name_bpp
[10:20:49] [PASSED] drm_test_cmdline_name_option
[10:20:49] [PASSED] drm_test_cmdline_name_bpp_option
[10:20:49] [PASSED] drm_test_cmdline_rotate_0
[10:20:49] [PASSED] drm_test_cmdline_rotate_90
[10:20:49] [PASSED] drm_test_cmdline_rotate_180
[10:20:49] [PASSED] drm_test_cmdline_rotate_270
[10:20:49] [PASSED] drm_test_cmdline_hmirror
[10:20:49] [PASSED] drm_test_cmdline_vmirror
[10:20:49] [PASSED] drm_test_cmdline_margin_options
[10:20:49] [PASSED] drm_test_cmdline_multiple_options
[10:20:49] [PASSED] drm_test_cmdline_bpp_extra_and_option
[10:20:49] [PASSED] drm_test_cmdline_extra_and_option
[10:20:49] [PASSED] drm_test_cmdline_freestanding_options
[10:20:49] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[10:20:49] [PASSED] drm_test_cmdline_panel_orientation
[10:20:49] ================ drm_test_cmdline_invalid  =================
[10:20:49] [PASSED] margin_only
[10:20:49] [PASSED] interlace_only
[10:20:49] [PASSED] res_missing_x
[10:20:49] [PASSED] res_missing_y
[10:20:49] [PASSED] res_bad_y
[10:20:49] [PASSED] res_missing_y_bpp
[10:20:49] [PASSED] res_bad_bpp
[10:20:49] [PASSED] res_bad_refresh
[10:20:49] [PASSED] res_bpp_refresh_force_on_off
[10:20:49] [PASSED] res_invalid_mode
[10:20:49] [PASSED] res_bpp_wrong_place_mode
[10:20:49] [PASSED] name_bpp_refresh
[10:20:49] [PASSED] name_refresh
[10:20:49] [PASSED] name_refresh_wrong_mode
[10:20:49] [PASSED] name_refresh_invalid_mode
[10:20:49] [PASSED] rotate_multiple
[10:20:49] [PASSED] rotate_invalid_val
[10:20:49] [PASSED] rotate_truncated
[10:20:49] [PASSED] invalid_option
[10:20:49] [PASSED] invalid_tv_option
[10:20:49] [PASSED] truncated_tv_option
[10:20:49] ============ [PASSED] drm_test_cmdline_invalid =============
[10:20:49] =============== drm_test_cmdline_tv_options  ===============
[10:20:49] [PASSED] NTSC
[10:20:49] [PASSED] NTSC_443
[10:20:49] [PASSED] NTSC_J
[10:20:49] [PASSED] PAL
[10:20:49] [PASSED] PAL_M
[10:20:49] [PASSED] PAL_N
[10:20:49] [PASSED] SECAM
[10:20:49] [PASSED] MONO_525
[10:20:49] [PASSED] MONO_625
[10:20:49] =========== [PASSED] drm_test_cmdline_tv_options ===========
[10:20:49] =============== [PASSED] drm_cmdline_parser ================
[10:20:49] ========== drmm_connector_hdmi_init (20 subtests) ==========
[10:20:49] [PASSED] drm_test_connector_hdmi_init_valid
[10:20:49] [PASSED] drm_test_connector_hdmi_init_bpc_8
[10:20:49] [PASSED] drm_test_connector_hdmi_init_bpc_10
[10:20:49] [PASSED] drm_test_connector_hdmi_init_bpc_12
[10:20:49] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[10:20:49] [PASSED] drm_test_connector_hdmi_init_bpc_null
[10:20:49] [PASSED] drm_test_connector_hdmi_init_formats_empty
[10:20:49] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[10:20:49] === drm_test_connector_hdmi_init_formats_yuv420_allowed  ===
[10:20:49] [PASSED] supported_formats=0x9 yuv420_allowed=1
[10:20:49] [PASSED] supported_formats=0x9 yuv420_allowed=0
[10:20:49] [PASSED] supported_formats=0x5 yuv420_allowed=1
[10:20:49] [PASSED] supported_formats=0x5 yuv420_allowed=0
[10:20:49] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[10:20:49] [PASSED] drm_test_connector_hdmi_init_null_ddc
[10:20:49] [PASSED] drm_test_connector_hdmi_init_null_product
[10:20:49] [PASSED] drm_test_connector_hdmi_init_null_vendor
[10:20:49] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[10:20:49] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[10:20:49] [PASSED] drm_test_connector_hdmi_init_product_valid
[10:20:49] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[10:20:49] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[10:20:49] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[10:20:49] ========= drm_test_connector_hdmi_init_type_valid  =========
[10:20:49] [PASSED] HDMI-A
[10:20:49] [PASSED] HDMI-B
[10:20:49] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[10:20:49] ======== drm_test_connector_hdmi_init_type_invalid  ========
[10:20:49] [PASSED] Unknown
[10:20:49] [PASSED] VGA
[10:20:49] [PASSED] DVI-I
[10:20:49] [PASSED] DVI-D
[10:20:49] [PASSED] DVI-A
[10:20:49] [PASSED] Composite
[10:20:49] [PASSED] SVIDEO
[10:20:49] [PASSED] LVDS
[10:20:49] [PASSED] Component
[10:20:49] [PASSED] DIN
[10:20:49] [PASSED] DP
[10:20:49] [PASSED] TV
[10:20:49] [PASSED] eDP
[10:20:49] [PASSED] Virtual
[10:20:49] [PASSED] DSI
[10:20:49] [PASSED] DPI
[10:20:49] [PASSED] Writeback
[10:20:49] [PASSED] SPI
[10:20:49] [PASSED] USB
[10:20:49] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[10:20:49] ============ [PASSED] drmm_connector_hdmi_init =============
[10:20:49] ============= drmm_connector_init (3 subtests) =============
[10:20:49] [PASSED] drm_test_drmm_connector_init
[10:20:49] [PASSED] drm_test_drmm_connector_init_null_ddc
[10:20:49] ========= drm_test_drmm_connector_init_type_valid  =========
[10:20:49] [PASSED] Unknown
[10:20:49] [PASSED] VGA
[10:20:49] [PASSED] DVI-I
[10:20:49] [PASSED] DVI-D
[10:20:49] [PASSED] DVI-A
[10:20:49] [PASSED] Composite
[10:20:49] [PASSED] SVIDEO
[10:20:49] [PASSED] LVDS
[10:20:49] [PASSED] Component
[10:20:49] [PASSED] DIN
[10:20:49] [PASSED] DP
[10:20:49] [PASSED] HDMI-A
[10:20:49] [PASSED] HDMI-B
[10:20:49] [PASSED] TV
[10:20:49] [PASSED] eDP
[10:20:49] [PASSED] Virtual
[10:20:49] [PASSED] DSI
[10:20:49] [PASSED] DPI
[10:20:49] [PASSED] Writeback
[10:20:49] [PASSED] SPI
[10:20:49] [PASSED] USB
[10:20:49] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[10:20:49] =============== [PASSED] drmm_connector_init ===============
[10:20:49] ========= drm_connector_dynamic_init (6 subtests) ==========
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_init
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_init_properties
[10:20:49] ===== drm_test_drm_connector_dynamic_init_type_valid  ======
[10:20:49] [PASSED] Unknown
[10:20:49] [PASSED] VGA
[10:20:49] [PASSED] DVI-I
[10:20:49] [PASSED] DVI-D
[10:20:49] [PASSED] DVI-A
[10:20:49] [PASSED] Composite
[10:20:49] [PASSED] SVIDEO
[10:20:49] [PASSED] LVDS
[10:20:49] [PASSED] Component
[10:20:49] [PASSED] DIN
[10:20:49] [PASSED] DP
[10:20:49] [PASSED] HDMI-A
[10:20:49] [PASSED] HDMI-B
[10:20:49] [PASSED] TV
[10:20:49] [PASSED] eDP
[10:20:49] [PASSED] Virtual
[10:20:49] [PASSED] DSI
[10:20:49] [PASSED] DPI
[10:20:49] [PASSED] Writeback
[10:20:49] [PASSED] SPI
[10:20:49] [PASSED] USB
[10:20:49] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[10:20:49] ======== drm_test_drm_connector_dynamic_init_name  =========
[10:20:49] [PASSED] Unknown
[10:20:49] [PASSED] VGA
[10:20:49] [PASSED] DVI-I
[10:20:49] [PASSED] DVI-D
[10:20:49] [PASSED] DVI-A
[10:20:49] [PASSED] Composite
[10:20:49] [PASSED] SVIDEO
[10:20:49] [PASSED] LVDS
[10:20:49] [PASSED] Component
[10:20:49] [PASSED] DIN
[10:20:49] [PASSED] DP
[10:20:49] [PASSED] HDMI-A
[10:20:49] [PASSED] HDMI-B
[10:20:49] [PASSED] TV
[10:20:49] [PASSED] eDP
[10:20:49] [PASSED] Virtual
[10:20:49] [PASSED] DSI
[10:20:49] [PASSED] DPI
[10:20:49] [PASSED] Writeback
[10:20:49] [PASSED] SPI
[10:20:49] [PASSED] USB
[10:20:49] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[10:20:49] =========== [PASSED] drm_connector_dynamic_init ============
[10:20:49] ==== drm_connector_dynamic_register_early (4 subtests) =====
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[10:20:49] ====== [PASSED] drm_connector_dynamic_register_early =======
[10:20:49] ======= drm_connector_dynamic_register (7 subtests) ========
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[10:20:49] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[10:20:49] ========= [PASSED] drm_connector_dynamic_register ==========
[10:20:49] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[10:20:49] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[10:20:49] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[10:20:49] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[10:20:49] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[10:20:49] ========== drm_test_get_tv_mode_from_name_valid  ===========
[10:20:49] [PASSED] NTSC
[10:20:49] [PASSED] NTSC-443
[10:20:49] [PASSED] NTSC-J
[10:20:49] [PASSED] PAL
[10:20:49] [PASSED] PAL-M
[10:20:49] [PASSED] PAL-N
[10:20:49] [PASSED] SECAM
[10:20:49] [PASSED] Mono
[10:20:49] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[10:20:49] [PASSED] drm_test_get_tv_mode_from_name_truncated
[10:20:49] ============ [PASSED] drm_get_tv_mode_from_name ============
[10:20:49] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[10:20:49] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[10:20:49] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[10:20:49] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[10:20:49] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[10:20:49] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[10:20:49] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[10:20:49] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid  =
[10:20:49] [PASSED] VIC 96
[10:20:49] [PASSED] VIC 97
[10:20:49] [PASSED] VIC 101
[10:20:49] [PASSED] VIC 102
[10:20:49] [PASSED] VIC 106
[10:20:49] [PASSED] VIC 107
[10:20:49] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[10:20:49] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[10:20:49] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[10:20:49] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[10:20:49] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[10:20:49] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[10:20:49] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[10:20:49] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[10:20:49] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name  ====
[10:20:49] [PASSED] Automatic
[10:20:49] [PASSED] Full
[10:20:49] [PASSED] Limited 16:235
[10:20:49] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[10:20:49] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[10:20:49] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[10:20:49] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[10:20:49] === drm_test_drm_hdmi_connector_get_output_format_name  ====
[10:20:49] [PASSED] RGB
[10:20:49] [PASSED] YUV 4:2:0
[10:20:49] [PASSED] YUV 4:2:2
[10:20:49] [PASSED] YUV 4:4:4
[10:20:49] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[10:20:49] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[10:20:49] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[10:20:49] ============= drm_damage_helper (21 subtests) ==============
[10:20:49] [PASSED] drm_test_damage_iter_no_damage
[10:20:49] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[10:20:49] [PASSED] drm_test_damage_iter_no_damage_src_moved
[10:20:49] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[10:20:49] [PASSED] drm_test_damage_iter_no_damage_not_visible
[10:20:49] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[10:20:49] [PASSED] drm_test_damage_iter_no_damage_no_fb
[10:20:49] [PASSED] drm_test_damage_iter_simple_damage
[10:20:49] [PASSED] drm_test_damage_iter_single_damage
[10:20:49] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[10:20:49] [PASSED] drm_test_damage_iter_single_damage_outside_src
[10:20:49] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[10:20:49] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[10:20:49] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[10:20:49] [PASSED] drm_test_damage_iter_single_damage_src_moved
[10:20:49] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[10:20:49] [PASSED] drm_test_damage_iter_damage
[10:20:49] [PASSED] drm_test_damage_iter_damage_one_intersect
[10:20:49] [PASSED] drm_test_damage_iter_damage_one_outside
[10:20:49] [PASSED] drm_test_damage_iter_damage_src_moved
[10:20:49] [PASSED] drm_test_damage_iter_damage_not_visible
[10:20:49] ================ [PASSED] drm_damage_helper ================
[10:20:49] ============== drm_dp_mst_helper (3 subtests) ==============
[10:20:49] ============== drm_test_dp_mst_calc_pbn_mode  ==============
[10:20:49] [PASSED] Clock 154000 BPP 30 DSC disabled
[10:20:49] [PASSED] Clock 234000 BPP 30 DSC disabled
[10:20:49] [PASSED] Clock 297000 BPP 24 DSC disabled
[10:20:49] [PASSED] Clock 332880 BPP 24 DSC enabled
[10:20:49] [PASSED] Clock 324540 BPP 24 DSC enabled
[10:20:49] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[10:20:49] ============== drm_test_dp_mst_calc_pbn_div  ===============
[10:20:49] [PASSED] Link rate 2000000 lane count 4
[10:20:49] [PASSED] Link rate 2000000 lane count 2
[10:20:49] [PASSED] Link rate 2000000 lane count 1
[10:20:49] [PASSED] Link rate 1350000 lane count 4
[10:20:49] [PASSED] Link rate 1350000 lane count 2
[10:20:49] [PASSED] Link rate 1350000 lane count 1
[10:20:49] [PASSED] Link rate 1000000 lane count 4
[10:20:49] [PASSED] Link rate 1000000 lane count 2
[10:20:49] [PASSED] Link rate 1000000 lane count 1
[10:20:49] [PASSED] Link rate 810000 lane count 4
[10:20:49] [PASSED] Link rate 810000 lane count 2
[10:20:49] [PASSED] Link rate 810000 lane count 1
[10:20:49] [PASSED] Link rate 540000 lane count 4
[10:20:49] [PASSED] Link rate 540000 lane count 2
[10:20:49] [PASSED] Link rate 540000 lane count 1
[10:20:49] [PASSED] Link rate 270000 lane count 4
[10:20:49] [PASSED] Link rate 270000 lane count 2
[10:20:49] [PASSED] Link rate 270000 lane count 1
[10:20:49] [PASSED] Link rate 162000 lane count 4
[10:20:49] [PASSED] Link rate 162000 lane count 2
[10:20:49] [PASSED] Link rate 162000 lane count 1
[10:20:49] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[10:20:49] ========= drm_test_dp_mst_sideband_msg_req_decode  =========
[10:20:49] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[10:20:49] [PASSED] DP_POWER_UP_PHY with port number
[10:20:49] [PASSED] DP_POWER_DOWN_PHY with port number
[10:20:49] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[10:20:49] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[10:20:49] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[10:20:49] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[10:20:49] [PASSED] DP_QUERY_PAYLOAD with port number
[10:20:49] [PASSED] DP_QUERY_PAYLOAD with VCPI
[10:20:49] [PASSED] DP_REMOTE_DPCD_READ with port number
[10:20:49] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[10:20:49] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[10:20:49] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[10:20:49] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[10:20:49] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[10:20:49] [PASSED] DP_REMOTE_I2C_READ with port number
[10:20:49] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[10:20:49] [PASSED] DP_REMOTE_I2C_READ with transactions array
[10:20:49] [PASSED] DP_REMOTE_I2C_WRITE with port number
[10:20:49] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[10:20:49] [PASSED] DP_REMOTE_I2C_WRITE with data array
[10:20:49] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[10:20:49] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[10:20:49] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[10:20:49] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[10:20:49] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[10:20:49] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[10:20:49] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[10:20:49] ================ [PASSED] drm_dp_mst_helper ================
[10:20:49] ================== drm_exec (7 subtests) ===================
[10:20:49] [PASSED] sanitycheck
[10:20:49] [PASSED] test_lock
[10:20:49] [PASSED] test_lock_unlock
[10:20:49] [PASSED] test_duplicates
[10:20:49] [PASSED] test_prepare
[10:20:49] [PASSED] test_prepare_array
[10:20:49] [PASSED] test_multiple_loops
[10:20:49] ==================== [PASSED] drm_exec =====================
[10:20:49] =========== drm_format_helper_test (17 subtests) ===========
[10:20:49] ============== drm_test_fb_xrgb8888_to_gray8  ==============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[10:20:49] ============= drm_test_fb_xrgb8888_to_rgb332  ==============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[10:20:49] ============= drm_test_fb_xrgb8888_to_rgb565  ==============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[10:20:49] ============ drm_test_fb_xrgb8888_to_xrgb1555  =============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[10:20:49] ============ drm_test_fb_xrgb8888_to_argb1555  =============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[10:20:49] ============ drm_test_fb_xrgb8888_to_rgba5551  =============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[10:20:49] ============= drm_test_fb_xrgb8888_to_rgb888  ==============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[10:20:49] ============= drm_test_fb_xrgb8888_to_bgr888  ==============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[10:20:49] ============ drm_test_fb_xrgb8888_to_argb8888  =============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[10:20:49] =========== drm_test_fb_xrgb8888_to_xrgb2101010  ===========
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[10:20:49] =========== drm_test_fb_xrgb8888_to_argb2101010  ===========
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[10:20:49] ============== drm_test_fb_xrgb8888_to_mono  ===============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[10:20:49] ==================== drm_test_fb_swab  =====================
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ================ [PASSED] drm_test_fb_swab =================
[10:20:49] ============ drm_test_fb_xrgb8888_to_xbgr8888  =============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[10:20:49] ============ drm_test_fb_xrgb8888_to_abgr8888  =============
[10:20:49] [PASSED] single_pixel_source_buffer
[10:20:49] [PASSED] single_pixel_clip_rectangle
[10:20:49] [PASSED] well_known_colors
[10:20:49] [PASSED] destination_pitch
[10:20:49] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[10:20:49] ================= drm_test_fb_clip_offset  =================
[10:20:49] [PASSED] pass through
[10:20:49] [PASSED] horizontal offset
[10:20:49] [PASSED] vertical offset
[10:20:49] [PASSED] horizontal and vertical offset
[10:20:49] [PASSED] horizontal offset (custom pitch)
[10:20:49] [PASSED] vertical offset (custom pitch)
[10:20:49] [PASSED] horizontal and vertical offset (custom pitch)
[10:20:49] ============= [PASSED] drm_test_fb_clip_offset =============
[10:20:49] =================== drm_test_fb_memcpy  ====================
[10:20:49] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[10:20:49] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[10:20:49] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[10:20:49] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[10:20:49] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[10:20:49] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[10:20:49] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[10:20:49] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[10:20:49] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[10:20:49] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[10:20:49] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[10:20:49] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[10:20:49] =============== [PASSED] drm_test_fb_memcpy ================
[10:20:49] ============= [PASSED] drm_format_helper_test ==============
[10:20:49] ================= drm_format (18 subtests) =================
[10:20:49] [PASSED] drm_test_format_block_width_invalid
[10:20:49] [PASSED] drm_test_format_block_width_one_plane
[10:20:49] [PASSED] drm_test_format_block_width_two_plane
[10:20:49] [PASSED] drm_test_format_block_width_three_plane
[10:20:49] [PASSED] drm_test_format_block_width_tiled
[10:20:49] [PASSED] drm_test_format_block_height_invalid
[10:20:49] [PASSED] drm_test_format_block_height_one_plane
[10:20:49] [PASSED] drm_test_format_block_height_two_plane
[10:20:49] [PASSED] drm_test_format_block_height_three_plane
[10:20:49] [PASSED] drm_test_format_block_height_tiled
[10:20:49] [PASSED] drm_test_format_min_pitch_invalid
[10:20:49] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[10:20:49] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[10:20:49] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[10:20:49] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[10:20:49] [PASSED] drm_test_format_min_pitch_two_plane
[10:20:49] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[10:20:49] [PASSED] drm_test_format_min_pitch_tiled
[10:20:49] =================== [PASSED] drm_format ====================
[10:20:49] ============== drm_framebuffer (10 subtests) ===============
[10:20:49] ========== drm_test_framebuffer_check_src_coords  ==========
[10:20:49] [PASSED] Success: source fits into fb
[10:20:49] [PASSED] Fail: overflowing fb with x-axis coordinate
[10:20:49] [PASSED] Fail: overflowing fb with y-axis coordinate
[10:20:49] [PASSED] Fail: overflowing fb with source width
[10:20:49] [PASSED] Fail: overflowing fb with source height
[10:20:49] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[10:20:49] [PASSED] drm_test_framebuffer_cleanup
[10:20:49] =============== drm_test_framebuffer_create  ===============
[10:20:49] [PASSED] ABGR8888 normal sizes
[10:20:49] [PASSED] ABGR8888 max sizes
[10:20:49] [PASSED] ABGR8888 pitch greater than min required
[10:20:49] [PASSED] ABGR8888 pitch less than min required
[10:20:49] [PASSED] ABGR8888 Invalid width
[10:20:49] [PASSED] ABGR8888 Invalid buffer handle
[10:20:49] [PASSED] No pixel format
[10:20:49] [PASSED] ABGR8888 Width 0
[10:20:49] [PASSED] ABGR8888 Height 0
[10:20:49] [PASSED] ABGR8888 Out of bound height * pitch combination
[10:20:49] [PASSED] ABGR8888 Large buffer offset
[10:20:49] [PASSED] ABGR8888 Buffer offset for inexistent plane
[10:20:49] [PASSED] ABGR8888 Invalid flag
[10:20:49] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[10:20:49] [PASSED] ABGR8888 Valid buffer modifier
[10:20:49] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[10:20:49] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[10:20:49] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[10:20:49] [PASSED] NV12 Normal sizes
[10:20:49] [PASSED] NV12 Max sizes
[10:20:49] [PASSED] NV12 Invalid pitch
[10:20:49] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[10:20:49] [PASSED] NV12 different  modifier per-plane
[10:20:49] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[10:20:49] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[10:20:49] [PASSED] NV12 Modifier for inexistent plane
[10:20:49] [PASSED] NV12 Handle for inexistent plane
[10:20:49] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[10:20:49] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[10:20:49] [PASSED] YVU420 Normal sizes
[10:20:49] [PASSED] YVU420 Max sizes
[10:20:49] [PASSED] YVU420 Invalid pitch
[10:20:49] [PASSED] YVU420 Different pitches
[10:20:49] [PASSED] YVU420 Different buffer offsets/pitches
[10:20:49] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[10:20:49] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[10:20:49] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[10:20:49] [PASSED] YVU420 Valid modifier
[10:20:49] [PASSED] YVU420 Different modifiers per plane
[10:20:49] [PASSED] YVU420 Modifier for inexistent plane
[10:20:49] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[10:20:49] [PASSED] X0L2 Normal sizes
[10:20:49] [PASSED] X0L2 Max sizes
[10:20:49] [PASSED] X0L2 Invalid pitch
[10:20:49] [PASSED] X0L2 Pitch greater than minimum required
[10:20:49] [PASSED] X0L2 Handle for inexistent plane
[10:20:49] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[10:20:49] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[10:20:49] [PASSED] X0L2 Valid modifier
[10:20:49] [PASSED] X0L2 Modifier for inexistent plane
[10:20:49] =========== [PASSED] drm_test_framebuffer_create ===========
[10:20:49] [PASSED] drm_test_framebuffer_free
[10:20:49] [PASSED] drm_test_framebuffer_init
[10:20:49] [PASSED] drm_test_framebuffer_init_bad_format
[10:20:49] [PASSED] drm_test_framebuffer_init_dev_mismatch
[10:20:49] [PASSED] drm_test_framebuffer_lookup
[10:20:49] [PASSED] drm_test_framebuffer_lookup_inexistent
[10:20:49] [PASSED] drm_test_framebuffer_modifiers_not_supported
[10:20:49] ================= [PASSED] drm_framebuffer =================
[10:20:49] ================ drm_gem_shmem (8 subtests) ================
[10:20:49] [PASSED] drm_gem_shmem_test_obj_create
[10:20:49] [PASSED] drm_gem_shmem_test_obj_create_private
[10:20:49] [PASSED] drm_gem_shmem_test_pin_pages
[10:20:49] [PASSED] drm_gem_shmem_test_vmap
[10:20:49] [PASSED] drm_gem_shmem_test_get_sg_table
[10:20:49] [PASSED] drm_gem_shmem_test_get_pages_sgt
[10:20:49] [PASSED] drm_gem_shmem_test_madvise
[10:20:49] [PASSED] drm_gem_shmem_test_purge
[10:20:49] ================== [PASSED] drm_gem_shmem ==================
[10:20:49] === drm_atomic_helper_connector_hdmi_check (27 subtests) ===
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[10:20:49] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420  =======
[10:20:49] [PASSED] Automatic
[10:20:49] [PASSED] Full
[10:20:49] [PASSED] Limited 16:235
[10:20:49] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[10:20:49] [PASSED] drm_test_check_disable_connector
[10:20:49] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[10:20:49] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[10:20:49] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[10:20:49] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[10:20:49] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[10:20:49] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[10:20:49] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[10:20:49] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[10:20:49] [PASSED] drm_test_check_output_bpc_dvi
[10:20:49] [PASSED] drm_test_check_output_bpc_format_vic_1
[10:20:49] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[10:20:49] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[10:20:49] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[10:20:49] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[10:20:49] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[10:20:49] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[10:20:49] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[10:20:49] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[10:20:49] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[10:20:49] [PASSED] drm_test_check_broadcast_rgb_value
[10:20:49] [PASSED] drm_test_check_bpc_8_value
[10:20:49] [PASSED] drm_test_check_bpc_10_value
[10:20:49] [PASSED] drm_test_check_bpc_12_value
[10:20:49] [PASSED] drm_test_check_format_value
[10:20:49] [PASSED] drm_test_check_tmds_char_value
[10:20:49] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[10:20:49] = drm_atomic_helper_connector_hdmi_mode_valid (4 subtests) =
[10:20:49] [PASSED] drm_test_check_mode_valid
[10:20:49] [PASSED] drm_test_check_mode_valid_reject
[10:20:49] [PASSED] drm_test_check_mode_valid_reject_rate
[10:20:49] [PASSED] drm_test_check_mode_valid_reject_max_clock
[10:20:49] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[10:20:49] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[10:20:49] [PASSED] drm_test_check_infoframes
[10:20:49] [PASSED] drm_test_check_reject_avi_infoframe
[10:20:49] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[10:20:49] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[10:20:49] [PASSED] drm_test_check_reject_audio_infoframe
[10:20:49] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[10:20:49] ================= drm_managed (2 subtests) =================
[10:20:49] [PASSED] drm_test_managed_release_action
[10:20:49] [PASSED] drm_test_managed_run_action
[10:20:49] =================== [PASSED] drm_managed ===================
[10:20:49] =================== drm_mm (6 subtests) ====================
[10:20:49] [PASSED] drm_test_mm_init
[10:20:49] [PASSED] drm_test_mm_debug
[10:20:49] [PASSED] drm_test_mm_align32
[10:20:49] [PASSED] drm_test_mm_align64
[10:20:49] [PASSED] drm_test_mm_lowest
[10:20:49] [PASSED] drm_test_mm_highest
[10:20:49] ===================== [PASSED] drm_mm ======================
[10:20:49] ============= drm_modes_analog_tv (5 subtests) =============
[10:20:49] [PASSED] drm_test_modes_analog_tv_mono_576i
[10:20:49] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[10:20:49] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[10:20:49] [PASSED] drm_test_modes_analog_tv_pal_576i
[10:20:49] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[10:20:49] =============== [PASSED] drm_modes_analog_tv ===============
[10:20:49] ============== drm_plane_helper (2 subtests) ===============
[10:20:49] =============== drm_test_check_plane_state  ================
[10:20:49] [PASSED] clipping_simple
[10:20:49] [PASSED] clipping_rotate_reflect
[10:20:49] [PASSED] positioning_simple
[10:20:49] [PASSED] upscaling
[10:20:49] [PASSED] downscaling
[10:20:49] [PASSED] rounding1
[10:20:49] [PASSED] rounding2
[10:20:49] [PASSED] rounding3
[10:20:49] [PASSED] rounding4
[10:20:49] =========== [PASSED] drm_test_check_plane_state ============
[10:20:49] =========== drm_test_check_invalid_plane_state  ============
[10:20:49] [PASSED] positioning_invalid
[10:20:49] [PASSED] upscaling_invalid
[10:20:49] [PASSED] downscaling_invalid
[10:20:49] ======= [PASSED] drm_test_check_invalid_plane_state ========
[10:20:49] ================ [PASSED] drm_plane_helper =================
[10:20:49] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[10:20:49] ====== drm_test_connector_helper_tv_get_modes_check  =======
[10:20:49] [PASSED] None
[10:20:49] [PASSED] PAL
[10:20:49] [PASSED] NTSC
[10:20:49] [PASSED] Both, NTSC Default
[10:20:49] [PASSED] Both, PAL Default
[10:20:49] [PASSED] Both, NTSC Default, with PAL on command-line
[10:20:49] [PASSED] Both, PAL Default, with NTSC on command-line
[10:20:49] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[10:20:49] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[10:20:49] ================== drm_rect (9 subtests) ===================
[10:20:49] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[10:20:49] [PASSED] drm_test_rect_clip_scaled_not_clipped
[10:20:49] [PASSED] drm_test_rect_clip_scaled_clipped
[10:20:49] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[10:20:49] ================= drm_test_rect_intersect  =================
[10:20:49] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[10:20:49] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[10:20:49] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[10:20:49] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[10:20:49] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[10:20:49] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[10:20:49] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[10:20:49] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[10:20:49] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[10:20:49] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[10:20:49] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[10:20:49] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[10:20:49] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[10:20:49] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[10:20:49] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[10:20:49] ============= [PASSED] drm_test_rect_intersect =============
[10:20:49] ================ drm_test_rect_calc_hscale  ================
[10:20:49] [PASSED] normal use
[10:20:49] [PASSED] out of max range
[10:20:49] [PASSED] out of min range
[10:20:49] [PASSED] zero dst
[10:20:49] [PASSED] negative src
[10:20:49] [PASSED] negative dst
[10:20:49] ============ [PASSED] drm_test_rect_calc_hscale ============
[10:20:49] ================ drm_test_rect_calc_vscale  ================
[10:20:49] [PASSED] normal use
[10:20:49] [PASSED] out of max range
[10:20:49] [PASSED] out of min range
[10:20:49] [PASSED] zero dst
[10:20:49] [PASSED] negative src
[10:20:49] [PASSED] negative dst
[10:20:49] ============ [PASSED] drm_test_rect_calc_vscale ============
[10:20:49] ================== drm_test_rect_rotate  ===================
[10:20:49] [PASSED] reflect-x
[10:20:49] [PASSED] reflect-y
[10:20:49] [PASSED] rotate-0
[10:20:49] [PASSED] rotate-90
[10:20:49] [PASSED] rotate-180
[10:20:49] [PASSED] rotate-270
[10:20:49] ============== [PASSED] drm_test_rect_rotate ===============
[10:20:49] ================ drm_test_rect_rotate_inv  =================
[10:20:49] [PASSED] reflect-x
[10:20:49] [PASSED] reflect-y
[10:20:49] [PASSED] rotate-0
[10:20:49] [PASSED] rotate-90
[10:20:49] [PASSED] rotate-180
[10:20:49] [PASSED] rotate-270
[10:20:49] ============ [PASSED] drm_test_rect_rotate_inv =============
[10:20:49] ==================== [PASSED] drm_rect =====================
[10:20:49] ============ drm_sysfb_modeset_test (1 subtest) ============
[10:20:49] ============ drm_test_sysfb_build_fourcc_list  =============
[10:20:49] [PASSED] no native formats
[10:20:49] [PASSED] XRGB8888 as native format
[10:20:49] [PASSED] remove duplicates
[10:20:49] [PASSED] convert alpha formats
[10:20:49] [PASSED] random formats
[10:20:49] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[10:20:49] ============= [PASSED] drm_sysfb_modeset_test ==============
[10:20:49] ================== drm_fixp (2 subtests) ===================
[10:20:49] [PASSED] drm_test_int2fixp
[10:20:49] [PASSED] drm_test_sm2fixp
[10:20:49] ==================== [PASSED] drm_fixp =====================
[10:20:49] ============================================================
[10:20:49] Testing complete. Ran 621 tests: passed: 621
[10:20:49] Elapsed time: 32.077s total, 1.707s configuring, 30.155s building, 0.175s running

+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[10:20:49] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[10:20:51] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=25
[10:21:01] Starting KUnit Kernel (1/1)...
[10:21:01] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[10:21:01] ================= ttm_device (5 subtests) ==================
[10:21:01] [PASSED] ttm_device_init_basic
[10:21:01] [PASSED] ttm_device_init_multiple
[10:21:01] [PASSED] ttm_device_fini_basic
[10:21:01] [PASSED] ttm_device_init_no_vma_man
[10:21:01] ================== ttm_device_init_pools  ==================
[10:21:01] [PASSED] No DMA allocations, no DMA32 required
[10:21:01] [PASSED] DMA allocations, DMA32 required
[10:21:01] [PASSED] No DMA allocations, DMA32 required
[10:21:01] [PASSED] DMA allocations, no DMA32 required
[10:21:01] ============== [PASSED] ttm_device_init_pools ==============
[10:21:01] =================== [PASSED] ttm_device ====================
[10:21:01] ================== ttm_pool (8 subtests) ===================
[10:21:01] ================== ttm_pool_alloc_basic  ===================
[10:21:01] [PASSED] One page
[10:21:01] [PASSED] More than one page
[10:21:01] [PASSED] Above the allocation limit
[10:21:01] [PASSED] One page, with coherent DMA mappings enabled
[10:21:01] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[10:21:01] ============== [PASSED] ttm_pool_alloc_basic ===============
[10:21:01] ============== ttm_pool_alloc_basic_dma_addr  ==============
[10:21:01] [PASSED] One page
[10:21:01] [PASSED] More than one page
[10:21:01] [PASSED] Above the allocation limit
[10:21:01] [PASSED] One page, with coherent DMA mappings enabled
[10:21:01] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[10:21:01] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[10:21:01] [PASSED] ttm_pool_alloc_order_caching_match
[10:21:01] [PASSED] ttm_pool_alloc_caching_mismatch
[10:21:01] [PASSED] ttm_pool_alloc_order_mismatch
[10:21:01] [PASSED] ttm_pool_free_dma_alloc
[10:21:01] [PASSED] ttm_pool_free_no_dma_alloc
[10:21:01] [PASSED] ttm_pool_fini_basic
[10:21:01] ==================== [PASSED] ttm_pool =====================
[10:21:01] ================ ttm_resource (8 subtests) =================
[10:21:01] ================= ttm_resource_init_basic  =================
[10:21:01] [PASSED] Init resource in TTM_PL_SYSTEM
[10:21:01] [PASSED] Init resource in TTM_PL_VRAM
[10:21:01] [PASSED] Init resource in a private placement
[10:21:01] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[10:21:01] ============= [PASSED] ttm_resource_init_basic =============
[10:21:01] [PASSED] ttm_resource_init_pinned
[10:21:01] [PASSED] ttm_resource_fini_basic
[10:21:01] [PASSED] ttm_resource_manager_init_basic
[10:21:01] [PASSED] ttm_resource_manager_usage_basic
[10:21:01] [PASSED] ttm_resource_manager_set_used_basic
[10:21:01] [PASSED] ttm_sys_man_alloc_basic
[10:21:01] [PASSED] ttm_sys_man_free_basic
[10:21:01] ================== [PASSED] ttm_resource ===================
[10:21:01] =================== ttm_tt (15 subtests) ===================
[10:21:01] ==================== ttm_tt_init_basic  ====================
[10:21:01] [PASSED] Page-aligned size
[10:21:01] [PASSED] Extra pages requested
[10:21:01] ================ [PASSED] ttm_tt_init_basic ================
[10:21:01] [PASSED] ttm_tt_init_misaligned
[10:21:01] [PASSED] ttm_tt_fini_basic
[10:21:01] [PASSED] ttm_tt_fini_sg
[10:21:01] [PASSED] ttm_tt_fini_shmem
[10:21:01] [PASSED] ttm_tt_create_basic
[10:21:01] [PASSED] ttm_tt_create_invalid_bo_type
[10:21:01] [PASSED] ttm_tt_create_ttm_exists
[10:21:01] [PASSED] ttm_tt_create_failed
[10:21:01] [PASSED] ttm_tt_destroy_basic
[10:21:01] [PASSED] ttm_tt_populate_null_ttm
[10:21:01] [PASSED] ttm_tt_populate_populated_ttm
[10:21:01] [PASSED] ttm_tt_unpopulate_basic
[10:21:01] [PASSED] ttm_tt_unpopulate_empty_ttm
[10:21:01] [PASSED] ttm_tt_swapin_basic
[10:21:01] ===================== [PASSED] ttm_tt ======================
[10:21:01] =================== ttm_bo (14 subtests) ===================
[10:21:01] =========== ttm_bo_reserve_optimistic_no_ticket  ===========
[10:21:01] [PASSED] Cannot be interrupted and sleeps
[10:21:01] [PASSED] Cannot be interrupted, locks straight away
[10:21:01] [PASSED] Can be interrupted, sleeps
[10:21:01] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[10:21:01] [PASSED] ttm_bo_reserve_locked_no_sleep
[10:21:01] [PASSED] ttm_bo_reserve_no_wait_ticket
[10:21:01] [PASSED] ttm_bo_reserve_double_resv
[10:21:01] [PASSED] ttm_bo_reserve_interrupted
[10:21:01] [PASSED] ttm_bo_reserve_deadlock
[10:21:01] [PASSED] ttm_bo_unreserve_basic
[10:21:01] [PASSED] ttm_bo_unreserve_pinned
[10:21:01] [PASSED] ttm_bo_unreserve_bulk
[10:21:01] [PASSED] ttm_bo_fini_basic
[10:21:01] [PASSED] ttm_bo_fini_shared_resv
[10:21:01] [PASSED] ttm_bo_pin_basic
[10:21:01] [PASSED] ttm_bo_pin_unpin_resource
[10:21:01] [PASSED] ttm_bo_multiple_pin_one_unpin
[10:21:01] ===================== [PASSED] ttm_bo ======================
[10:21:01] ============== ttm_bo_validate (22 subtests) ===============
[10:21:01] ============== ttm_bo_init_reserved_sys_man  ===============
[10:21:01] [PASSED] Buffer object for userspace
[10:21:01] [PASSED] Kernel buffer object
[10:21:01] [PASSED] Shared buffer object
[10:21:01] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[10:21:01] ============== ttm_bo_init_reserved_mock_man  ==============
[10:21:01] [PASSED] Buffer object for userspace
[10:21:01] [PASSED] Kernel buffer object
[10:21:01] [PASSED] Shared buffer object
[10:21:01] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[10:21:01] [PASSED] ttm_bo_init_reserved_resv
[10:21:01] ================== ttm_bo_validate_basic  ==================
[10:21:01] [PASSED] Buffer object for userspace
[10:21:01] [PASSED] Kernel buffer object
[10:21:01] [PASSED] Shared buffer object
[10:21:01] ============== [PASSED] ttm_bo_validate_basic ==============
[10:21:01] [PASSED] ttm_bo_validate_invalid_placement
[10:21:01] ============= ttm_bo_validate_same_placement  ==============
[10:21:01] [PASSED] System manager
[10:21:01] [PASSED] VRAM manager
[10:21:01] ========= [PASSED] ttm_bo_validate_same_placement ==========
[10:21:01] [PASSED] ttm_bo_validate_failed_alloc
[10:21:01] [PASSED] ttm_bo_validate_pinned
[10:21:01] [PASSED] ttm_bo_validate_busy_placement
[10:21:01] ================ ttm_bo_validate_multihop  =================
[10:21:01] [PASSED] Buffer object for userspace
[10:21:01] [PASSED] Kernel buffer object
[10:21:01] [PASSED] Shared buffer object
[10:21:01] ============ [PASSED] ttm_bo_validate_multihop =============
[10:21:01] ========== ttm_bo_validate_no_placement_signaled  ==========
[10:21:01] [PASSED] Buffer object in system domain, no page vector
[10:21:01] [PASSED] Buffer object in system domain with an existing page vector
[10:21:01] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[10:21:01] ======== ttm_bo_validate_no_placement_not_signaled  ========
[10:21:01] [PASSED] Buffer object for userspace
[10:21:01] [PASSED] Kernel buffer object
[10:21:01] [PASSED] Shared buffer object
[10:21:01] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[10:21:01] [PASSED] ttm_bo_validate_move_fence_signaled
[10:21:01] ========= ttm_bo_validate_move_fence_not_signaled  =========
[10:21:01] [PASSED] Waits for GPU
[10:21:01] [PASSED] Tries to lock straight away
[10:21:01] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[10:21:01] [PASSED] ttm_bo_validate_swapout
[10:21:01] [PASSED] ttm_bo_validate_happy_evict
[10:21:01] [PASSED] ttm_bo_validate_all_pinned_evict
[10:21:01] [PASSED] ttm_bo_validate_allowed_only_evict
[10:21:01] [PASSED] ttm_bo_validate_deleted_evict
[10:21:01] [PASSED] ttm_bo_validate_busy_domain_evict
[10:21:01] [PASSED] ttm_bo_validate_evict_gutting
[10:21:01] [PASSED] ttm_bo_validate_recrusive_evict
[10:21:01] ================= [PASSED] ttm_bo_validate =================
[10:21:01] ============================================================
[10:21:01] Testing complete. Ran 102 tests: passed: 102
[10:21:01] Elapsed time: 11.742s total, 1.720s configuring, 9.757s building, 0.227s running

+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel



^ permalink raw reply	[flat|nested] 13+ messages in thread

* ✓ Xe.CI.BAT: success for drm/i915/display: harden some bit-shifting operations (rev6)
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
                   ` (5 preceding siblings ...)
  2026-06-09 10:21 ` ✓ CI.KUnit: success " Patchwork
@ 2026-06-09 11:20 ` Patchwork
  2026-06-09 23:10 ` ✓ Xe.CI.FULL: " Patchwork
  7 siblings, 0 replies; 13+ messages in thread
From: Patchwork @ 2026-06-09 11:20 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-xe

[-- Attachment #1: Type: text/plain, Size: 930 bytes --]

== Series Details ==

Series: drm/i915/display: harden some bit-shifting operations (rev6)
URL   : https://patchwork.freedesktop.org/series/166864/
State : success

== Summary ==

CI Bug Log - changes from xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c_BAT -> xe-pw-166864v6_BAT
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  

Participating hosts (13 -> 13)
------------------------------

  No changes in participating hosts


Changes
-------

  No changes found


Build changes
-------------

  * IGT: IGT_8954 -> IGT_8955
  * Linux: xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c -> xe-pw-166864v6

  IGT_8954: 8954
  IGT_8955: 8955
  xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c: e591d473e392997b89c9ab9598bfe027c59ac21c
  xe-pw-166864v6: 166864v6

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/index.html

[-- Attachment #2: Type: text/html, Size: 1492 bytes --]

^ permalink raw reply	[flat|nested] 13+ messages in thread

* ✓ Xe.CI.FULL: success for drm/i915/display: harden some bit-shifting operations (rev6)
  2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
                   ` (6 preceding siblings ...)
  2026-06-09 11:20 ` ✓ Xe.CI.BAT: " Patchwork
@ 2026-06-09 23:10 ` Patchwork
  7 siblings, 0 replies; 13+ messages in thread
From: Patchwork @ 2026-06-09 23:10 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-xe

[-- Attachment #1: Type: text/plain, Size: 21609 bytes --]

== Series Details ==

Series: drm/i915/display: harden some bit-shifting operations (rev6)
URL   : https://patchwork.freedesktop.org/series/166864/
State : success

== Summary ==

CI Bug Log - changes from xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c_FULL -> xe-pw-166864v6_FULL
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  

Participating hosts (2 -> 2)
------------------------------

  No changes in participating hosts

Possible new issues
-------------------

  Here are the unknown changes that may have been introduced in xe-pw-166864v6_FULL:

### IGT changes ###

#### Suppressed ####

  The following results come from untrusted machines, tests, or statuses.
  They do not affect the overall result.

  * {igt@kms_pm_dc@dc5-pageflip-negative}:
    - shard-bmg:          NOTRUN -> [SKIP][1]
   [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-3/igt@kms_pm_dc@dc5-pageflip-negative.html

  
Known issues
------------

  Here are the changes found in xe-pw-166864v6_FULL that come from known issues:

### IGT changes ###

#### Issues hit ####

  * igt@kms_big_fb@yf-tiled-32bpp-rotate-90:
    - shard-lnl:          NOTRUN -> [SKIP][2] ([Intel XE#1124])
   [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-7/igt@kms_big_fb@yf-tiled-32bpp-rotate-90.html

  * igt@kms_big_fb@yf-tiled-max-hw-stride-64bpp-rotate-180-async-flip:
    - shard-bmg:          NOTRUN -> [SKIP][3] ([Intel XE#1124]) +1 other test skip
   [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-1/igt@kms_big_fb@yf-tiled-max-hw-stride-64bpp-rotate-180-async-flip.html

  * igt@kms_ccs@missing-ccs-buffer-y-tiled-gen12-rc-ccs:
    - shard-bmg:          NOTRUN -> [SKIP][4] ([Intel XE#2887]) +1 other test skip
   [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-10/igt@kms_ccs@missing-ccs-buffer-y-tiled-gen12-rc-ccs.html
    - shard-lnl:          NOTRUN -> [SKIP][5] ([Intel XE#2887]) +1 other test skip
   [5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-7/igt@kms_ccs@missing-ccs-buffer-y-tiled-gen12-rc-ccs.html

  * igt@kms_chamelium_audio@hdmi-audio-edid:
    - shard-bmg:          NOTRUN -> [SKIP][6] ([Intel XE#2252]) +1 other test skip
   [6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-4/igt@kms_chamelium_audio@hdmi-audio-edid.html

  * igt@kms_chamelium_hpd@dp-hpd-storm:
    - shard-lnl:          NOTRUN -> [SKIP][7] ([Intel XE#373])
   [7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-8/igt@kms_chamelium_hpd@dp-hpd-storm.html

  * igt@kms_cursor_crc@cursor-offscreen-512x170:
    - shard-lnl:          NOTRUN -> [SKIP][8] ([Intel XE#2321] / [Intel XE#7355])
   [8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-4/igt@kms_cursor_crc@cursor-offscreen-512x170.html
    - shard-bmg:          NOTRUN -> [SKIP][9] ([Intel XE#2321] / [Intel XE#7355])
   [9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-3/igt@kms_cursor_crc@cursor-offscreen-512x170.html

  * igt@kms_dirtyfb@fbc-dirtyfb-ioctl:
    - shard-bmg:          NOTRUN -> [SKIP][10] ([Intel XE#4210] / [Intel XE#7467])
   [10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-4/igt@kms_dirtyfb@fbc-dirtyfb-ioctl.html

  * igt@kms_flip@2x-flip-vs-dpms-on-nop-interruptible:
    - shard-lnl:          NOTRUN -> [SKIP][11] ([Intel XE#1421])
   [11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-6/igt@kms_flip@2x-flip-vs-dpms-on-nop-interruptible.html

  * igt@kms_frontbuffer_tracking@drrs-1p-offscreen-pri-indfb-draw-mmap-wc:
    - shard-lnl:          NOTRUN -> [SKIP][12] ([Intel XE#6312]) +2 other tests skip
   [12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-5/igt@kms_frontbuffer_tracking@drrs-1p-offscreen-pri-indfb-draw-mmap-wc.html

  * igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc:
    - shard-bmg:          NOTRUN -> [SKIP][13] ([Intel XE#4141]) +1 other test skip
   [13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-3/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc.html

  * igt@kms_frontbuffer_tracking@fbcdrrshdr-2p-scndscrn-pri-indfb-draw-mmap-wc:
    - shard-lnl:          NOTRUN -> [SKIP][14] ([Intel XE#7905]) +3 other tests skip
   [14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-2/igt@kms_frontbuffer_tracking@fbcdrrshdr-2p-scndscrn-pri-indfb-draw-mmap-wc.html

  * igt@kms_frontbuffer_tracking@fbcdrrshdr-stridechange:
    - shard-bmg:          NOTRUN -> [SKIP][15] ([Intel XE#2311]) +8 other tests skip
   [15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-9/igt@kms_frontbuffer_tracking@fbcdrrshdr-stridechange.html

  * igt@kms_frontbuffer_tracking@fbchdr-1p-primscrn-pri-indfb-draw-mmap-wc:
    - shard-lnl:          NOTRUN -> [SKIP][16] ([Intel XE#7865]) +1 other test skip
   [16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-1/igt@kms_frontbuffer_tracking@fbchdr-1p-primscrn-pri-indfb-draw-mmap-wc.html

  * igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-spr-indfb-onoff:
    - shard-bmg:          NOTRUN -> [SKIP][17] ([Intel XE#2313]) +7 other tests skip
   [17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-7/igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-spr-indfb-onoff.html
    - shard-lnl:          NOTRUN -> [SKIP][18] ([Intel XE#656] / [Intel XE#7905]) +5 other tests skip
   [18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-2/igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-spr-indfb-onoff.html

  * igt@kms_frontbuffer_tracking@fbcpsrhdr-tiling-y:
    - shard-bmg:          NOTRUN -> [SKIP][19] ([Intel XE#7399])
   [19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-5/igt@kms_frontbuffer_tracking@fbcpsrhdr-tiling-y.html
    - shard-lnl:          NOTRUN -> [SKIP][20] ([Intel XE#7399])
   [20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-3/igt@kms_frontbuffer_tracking@fbcpsrhdr-tiling-y.html

  * igt@kms_hdr@static-toggle-dpms@pipe-a-hdmi-a-3-xrgb2101010:
    - shard-bmg:          [PASS][21] -> [SKIP][22] ([Intel XE#7915]) +1 other test skip
   [21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-4/igt@kms_hdr@static-toggle-dpms@pipe-a-hdmi-a-3-xrgb2101010.html
   [22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-6/igt@kms_hdr@static-toggle-dpms@pipe-a-hdmi-a-3-xrgb2101010.html

  * igt@kms_plane@pixel-format-y-tiled-gen12-rc-ccs-cc-modifier:
    - shard-bmg:          NOTRUN -> [SKIP][23] ([Intel XE#7283]) +1 other test skip
   [23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-8/igt@kms_plane@pixel-format-y-tiled-gen12-rc-ccs-cc-modifier.html
    - shard-lnl:          NOTRUN -> [SKIP][24] ([Intel XE#7283])
   [24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-7/igt@kms_plane@pixel-format-y-tiled-gen12-rc-ccs-cc-modifier.html

  * igt@kms_plane_multiple@2x-tiling-none:
    - shard-lnl:          NOTRUN -> [SKIP][25] ([Intel XE#4596] / [Intel XE#5854])
   [25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-3/igt@kms_plane_multiple@2x-tiling-none.html

  * igt@kms_psr2_sf@pr-cursor-plane-move-continuous-sf:
    - shard-lnl:          NOTRUN -> [SKIP][26] ([Intel XE#2893] / [Intel XE#7304])
   [26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-7/igt@kms_psr2_sf@pr-cursor-plane-move-continuous-sf.html
    - shard-bmg:          NOTRUN -> [SKIP][27] ([Intel XE#1489])
   [27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-6/igt@kms_psr2_sf@pr-cursor-plane-move-continuous-sf.html

  * igt@kms_psr@pr-sprite-render:
    - shard-bmg:          NOTRUN -> [SKIP][28] ([Intel XE#2234] / [Intel XE#2850])
   [28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-6/igt@kms_psr@pr-sprite-render.html
    - shard-lnl:          NOTRUN -> [SKIP][29] ([Intel XE#1406])
   [29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-1/igt@kms_psr@pr-sprite-render.html

  * igt@kms_setmode@basic:
    - shard-bmg:          [PASS][30] -> [FAIL][31] ([Intel XE#6361]) +1 other test fail
   [30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-6/igt@kms_setmode@basic.html
   [31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-10/igt@kms_setmode@basic.html

  * igt@xe_exec_balancer@no-exec-virtual-userptr-rebind:
    - shard-lnl:          NOTRUN -> [SKIP][32] ([Intel XE#7482])
   [32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-3/igt@xe_exec_balancer@no-exec-virtual-userptr-rebind.html

  * igt@xe_exec_basic@multigpu-no-exec-null-rebind:
    - shard-bmg:          NOTRUN -> [SKIP][33] ([Intel XE#2322] / [Intel XE#7372])
   [33]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-4/igt@xe_exec_basic@multigpu-no-exec-null-rebind.html
    - shard-lnl:          NOTRUN -> [SKIP][34] ([Intel XE#1392])
   [34]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-5/igt@xe_exec_basic@multigpu-no-exec-null-rebind.html

  * igt@xe_exec_fault_mode@twice-multi-queue-userptr-invalidate-prefetch:
    - shard-bmg:          NOTRUN -> [SKIP][35] ([Intel XE#7136])
   [35]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-10/igt@xe_exec_fault_mode@twice-multi-queue-userptr-invalidate-prefetch.html

  * igt@xe_exec_multi_queue@one-queue-preempt-mode-fault-priority-smem:
    - shard-lnl:          NOTRUN -> [SKIP][36] ([Intel XE#6874])
   [36]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-7/igt@xe_exec_multi_queue@one-queue-preempt-mode-fault-priority-smem.html

  * igt@xe_exec_multi_queue@two-queues-dyn-priority:
    - shard-bmg:          NOTRUN -> [SKIP][37] ([Intel XE#6874]) +2 other tests skip
   [37]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-5/igt@xe_exec_multi_queue@two-queues-dyn-priority.html

  * igt@xe_exec_reset@cm-multi-queue-cat-error:
    - shard-bmg:          NOTRUN -> [SKIP][38] ([Intel XE#7866])
   [38]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-5/igt@xe_exec_reset@cm-multi-queue-cat-error.html

  * igt@xe_multigpu_svm@mgpu-latency-copy-basic:
    - shard-bmg:          NOTRUN -> [SKIP][39] ([Intel XE#6964])
   [39]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-7/igt@xe_multigpu_svm@mgpu-latency-copy-basic.html

  * igt@xe_sriov_auto_provisioning@resources-released-on-vfs-disabling@numvfs-random:
    - shard-bmg:          [PASS][40] -> [FAIL][41] ([Intel XE#7992]) +1 other test fail
   [40]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-9/igt@xe_sriov_auto_provisioning@resources-released-on-vfs-disabling@numvfs-random.html
   [41]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-3/igt@xe_sriov_auto_provisioning@resources-released-on-vfs-disabling@numvfs-random.html

  * igt@xe_survivability@runtime-survivability:
    - shard-bmg:          [PASS][42] -> [DMESG-WARN][43] ([Intel XE#6627] / [Intel XE#7419])
   [42]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-8/igt@xe_survivability@runtime-survivability.html
   [43]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-8/igt@xe_survivability@runtime-survivability.html

  
#### Possible fixes ####

  * igt@kms_flip@flip-vs-expired-vblank@a-edp1:
    - shard-lnl:          [FAIL][44] ([Intel XE#301]) -> [PASS][45] +2 other tests pass
   [44]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-lnl-4/igt@kms_flip@flip-vs-expired-vblank@a-edp1.html
   [45]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-6/igt@kms_flip@flip-vs-expired-vblank@a-edp1.html

  * igt@kms_flip@flip-vs-expired-vblank@c-edp1:
    - shard-lnl:          [FAIL][46] ([Intel XE#301] / [Intel XE#3149]) -> [PASS][47] +1 other test pass
   [46]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-lnl-4/igt@kms_flip@flip-vs-expired-vblank@c-edp1.html
   [47]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-6/igt@kms_flip@flip-vs-expired-vblank@c-edp1.html

  * igt@kms_hdmi_inject@inject-audio:
    - shard-bmg:          [SKIP][48] ([Intel XE#7308]) -> [PASS][49]
   [48]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-9/igt@kms_hdmi_inject@inject-audio.html
   [49]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-1/igt@kms_hdmi_inject@inject-audio.html

  * igt@kms_hdr@invalid-metadata-sizes@pipe-a-hdmi-a-3-xrgb16161616f:
    - shard-bmg:          [SKIP][50] ([Intel XE#7915]) -> [PASS][51] +3 other tests pass
   [50]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-8/igt@kms_hdr@invalid-metadata-sizes@pipe-a-hdmi-a-3-xrgb16161616f.html
   [51]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-5/igt@kms_hdr@invalid-metadata-sizes@pipe-a-hdmi-a-3-xrgb16161616f.html

  * igt@kms_pm_dc@dc6-psr:
    - shard-lnl:          [FAIL][52] ([Intel XE#7340]) -> [PASS][53]
   [52]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-lnl-6/igt@kms_pm_dc@dc6-psr.html
   [53]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-7/igt@kms_pm_dc@dc6-psr.html

  * igt@kms_vrr@flip-basic:
    - shard-lnl:          [FAIL][54] ([Intel XE#4227] / [Intel XE#7397]) -> [PASS][55] +1 other test pass
   [54]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-lnl-8/igt@kms_vrr@flip-basic.html
   [55]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-5/igt@kms_vrr@flip-basic.html

  * igt@xe_exec_reset@long-spin-many-preempt-threads:
    - shard-bmg:          [FAIL][56] ([Intel XE#7956]) -> [PASS][57]
   [56]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-8/igt@xe_exec_reset@long-spin-many-preempt-threads.html
   [57]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-8/igt@xe_exec_reset@long-spin-many-preempt-threads.html

  * igt@xe_pmu@fn-engine-activity-sched-if-idle:
    - shard-bmg:          [FAIL][58] -> [PASS][59]
   [58]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-4/igt@xe_pmu@fn-engine-activity-sched-if-idle.html
   [59]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-10/igt@xe_pmu@fn-engine-activity-sched-if-idle.html

  * igt@xe_sriov_flr@flr-twice:
    - shard-bmg:          [FAIL][60] ([Intel XE#6569]) -> [PASS][61]
   [60]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-10/igt@xe_sriov_flr@flr-twice.html
   [61]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-1/igt@xe_sriov_flr@flr-twice.html

  * igt@xe_sriov_vfio@bind-unbind-vfs@numvfs-16:
    - shard-bmg:          [FAIL][62] ([Intel XE#7992]) -> [PASS][63] +24 other tests pass
   [62]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-4/igt@xe_sriov_vfio@bind-unbind-vfs@numvfs-16.html
   [63]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-5/igt@xe_sriov_vfio@bind-unbind-vfs@numvfs-16.html

  * igt@xe_wedged@wedged-mode-toggle:
    - shard-lnl:          [ABORT][64] ([Intel XE#8007]) -> [PASS][65]
   [64]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-lnl-4/igt@xe_wedged@wedged-mode-toggle.html
   [65]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-2/igt@xe_wedged@wedged-mode-toggle.html

  
#### Warnings ####

  * igt@kms_cursor_legacy@cursorb-vs-flipb-atomic-transitions:
    - shard-lnl:          [SKIP][66] ([Intel XE#309] / [Intel XE#7343] / [Intel XE#7935]) -> [SKIP][67] ([Intel XE#309] / [Intel XE#7343])
   [66]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-lnl-8/igt@kms_cursor_legacy@cursorb-vs-flipb-atomic-transitions.html
   [67]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-lnl-3/igt@kms_cursor_legacy@cursorb-vs-flipb-atomic-transitions.html

  * igt@kms_cursor_legacy@flip-vs-cursor-atomic:
    - shard-bmg:          [FAIL][68] ([Intel XE#7571]) -> [FAIL][69] ([Intel XE#7809])
   [68]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c/shard-bmg-9/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html
   [69]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/shard-bmg-4/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html

  
  {name}: This element is suppressed. This means it is ignored when computing
          the status of the difference (SUCCESS, WARNING, or FAILURE).

  [Intel XE#1124]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1124
  [Intel XE#1392]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1392
  [Intel XE#1406]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1406
  [Intel XE#1421]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1421
  [Intel XE#1489]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1489
  [Intel XE#2234]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2234
  [Intel XE#2252]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2252
  [Intel XE#2311]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2311
  [Intel XE#2313]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2313
  [Intel XE#2321]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2321
  [Intel XE#2322]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2322
  [Intel XE#2850]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2850
  [Intel XE#2887]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2887
  [Intel XE#2893]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2893
  [Intel XE#301]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/301
  [Intel XE#309]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/309
  [Intel XE#3149]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3149
  [Intel XE#373]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/373
  [Intel XE#4141]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4141
  [Intel XE#4210]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4210
  [Intel XE#4227]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4227
  [Intel XE#4596]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4596
  [Intel XE#5854]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5854
  [Intel XE#6312]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6312
  [Intel XE#6361]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6361
  [Intel XE#656]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/656
  [Intel XE#6569]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6569
  [Intel XE#6627]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6627
  [Intel XE#6874]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6874
  [Intel XE#6964]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6964
  [Intel XE#7136]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7136
  [Intel XE#7283]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7283
  [Intel XE#7304]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7304
  [Intel XE#7308]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7308
  [Intel XE#7340]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7340
  [Intel XE#7343]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7343
  [Intel XE#7355]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7355
  [Intel XE#7372]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7372
  [Intel XE#7397]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7397
  [Intel XE#7399]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7399
  [Intel XE#7419]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7419
  [Intel XE#7467]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7467
  [Intel XE#7482]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7482
  [Intel XE#7571]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7571
  [Intel XE#7809]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7809
  [Intel XE#7865]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7865
  [Intel XE#7866]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7866
  [Intel XE#7905]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7905
  [Intel XE#7915]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7915
  [Intel XE#7935]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7935
  [Intel XE#7956]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7956
  [Intel XE#7992]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7992
  [Intel XE#8007]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8007


Build changes
-------------

  * IGT: IGT_8954 -> IGT_8955
  * Linux: xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c -> xe-pw-166864v6

  IGT_8954: 8954
  IGT_8955: 8955
  xe-5224-e591d473e392997b89c9ab9598bfe027c59ac21c: e591d473e392997b89c9ab9598bfe027c59ac21c
  xe-pw-166864v6: 166864v6

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-166864v6/index.html

[-- Attachment #2: Type: text/html, Size: 24038 bytes --]

^ permalink raw reply	[flat|nested] 13+ messages in thread

* Re: [v6, 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros
  2026-06-09  9:52 ` [PATCH v6 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros Luca Coelho
@ 2026-07-01 18:31   ` Michał Grzelak
  0 siblings, 0 replies; 13+ messages in thread
From: Michał Grzelak @ 2026-07-01 18:31 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-gfx, intel-xe

[-- Attachment #1: Type: text/plain, Size: 3300 bytes --]

On Tue, 9 Jun 2026, Luca Coelho wrote:
> HSW_AUD_PIN_ELD_CP_VLD has a 4-bit field per transcoder for
> TRANSCODER_A..TRANSCODER_D only (bits 0..15).  Any other transcoder

nasty nit: double space sign: s/  / /

> value (TRANSCODER_EDP, TRANSCODER_DSI_*, INVALID_TRANSCODER) is not
> valid here.
>
> This is not a problem with the current implementation, because trans
> is always valid when these macros are called, but it's more robust to
> mask the index to the low 2 bits so the shift is always well-defined.
>
> Reviewed-by: Jani Nikula <jani.nikula@intel.com>
> Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_audio_regs.h | 16 ++++++++++++----
> 1 file changed, 12 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_audio_regs.h b/drivers/gpu/drm/i915/display/intel_audio_regs.h
> index 4c31844d21df..f3d2a99c03d0 100644
> --- a/drivers/gpu/drm/i915/display/intel_audio_regs.h
> +++ b/drivers/gpu/drm/i915/display/intel_audio_regs.h
> @@ -109,12 +109,20 @@
> #define _HSW_AUD_EDID_DATA_B		0x65150
> #define HSW_AUD_EDID_DATA(trans)	_MMIO_TRANS(trans, _HSW_AUD_EDID_DATA_A, _HSW_AUD_EDID_DATA_B)
>
> +/*
> + * HSW_AUD_PIN_ELD_CP_VLD has a 4-bit field per transcoder for
> + * TRANSCODER_A..TRANSCODER_D only (bits 0..15).  Any other transcoder

double space: s/  / /

> + * value (TRANSCODER_EDP, TRANSCODER_DSI_*, INVALID_TRANSCODER) is not
> + * valid here.  Mask the index to the low 2 bits so the shift is

double space: s/  / /

> + * always well-defined.
> + */
> #define HSW_AUD_PIPE_CONV_CFG		_MMIO(0x6507c)
> #define HSW_AUD_PIN_ELD_CP_VLD		_MMIO(0x650c0)
> -#define   AUDIO_INACTIVE(trans)		((1 << 3) << ((trans) * 4))
> -#define   AUDIO_OUTPUT_ENABLE(trans)	((1 << 2) << ((trans) * 4))
> -#define   AUDIO_CP_READY(trans)		((1 << 1) << ((trans) * 4))
> -#define   AUDIO_ELD_VALID(trans)	((1 << 0) << ((trans) * 4))
> +#define   __AUDIO_TRANS_SHIFT(trans)	(((trans) & 0x3) * 4)
> +#define   AUDIO_INACTIVE(trans)		REG_BIT(__AUDIO_TRANS_SHIFT(trans) + 3)
> +#define   AUDIO_OUTPUT_ENABLE(trans)	REG_BIT(__AUDIO_TRANS_SHIFT(trans) + 2)
> +#define   AUDIO_CP_READY(trans)		REG_BIT(__AUDIO_TRANS_SHIFT(trans) + 1)
> +#define   AUDIO_ELD_VALID(trans)	REG_BIT(__AUDIO_TRANS_SHIFT(trans))

I'm thinking about something like:

#define AUDIO_TRANS_MASK 		REG_GENMASK(1, 0)
#define __AUDIO_TRANS(trans, bit) 	(REG_FIELD_GET(AUDIO_TRANS_MASK, trans) * 4 + (bit))
#define   AUDIO_INACTIVE(trans) 	REG_BIT(__AUDIO_TRANS(trans, 3))
#define   AUDIO_OUTPUT_ENABLE(trans) 	REG_BIT(__AUDIO_TRANS(trans, 2))
#define   AUDIO_CP_READY(trans) 	REG_BIT(__AUDIO_TRANS(trans, 1))
#define   AUDIO_ELD_VALID(trans) 	REG_BIT(__AUDIO_TRANS(trans, 0))

or, on a second thought, maybe even:

#define AUDIO_TRANS_MASK 		REG_GENMASK(3, 2)
#define __AUDIO_TRANS_SHIFT(trans)	(trans << 2)
#define __AUDIO_TRANS(trans, bit) 	(REG_FIELD_GET(AUDIO_TRANS_MASK, __AUDIO_TRANS_SHIFT(trans)) + (bit))
...

since multiplying by 4 should be effectively left-shifting by 2, 
and it shouldn't matter whether we first do the left-shift or bitwise
AND.

But no idea if it makes any sense. Anyways:

Reviewed-by: Michał Grzelak <michal.grzelak@intel.com>

BR,
Michał

>
> #define _AUD_TCA_DP_2DOT0_CTRL		0x650bc
> #define _AUD_TCB_DP_2DOT0_CTRL		0x651bc
>

^ permalink raw reply	[flat|nested] 13+ messages in thread

* Re: [v6, 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros
  2026-06-09  9:52 ` [PATCH v6 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros Luca Coelho
@ 2026-07-01 18:31   ` Michał Grzelak
  0 siblings, 0 replies; 13+ messages in thread
From: Michał Grzelak @ 2026-07-01 18:31 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-gfx, intel-xe

[-- Attachment #1: Type: text/plain, Size: 2193 bytes --]

On Tue, 9 Jun 2026, Luca Coelho wrote:
> ICL_DPCLKA_CFGCR0 has a 2-bit DDI_CLK_SEL field per combo PHY, for
> PHY_A..PHY_D only.  Any other phy value (PHY_NONE, TypeC/SNPS PHYs) is

FWIW, double space: s/  / /

> not valid here.
>
> This is not a problem with the current implementation, because phy is
> always valid when these macros are called, but it's more robust to
> cast to unsigned so the shift is always well-defined.
>
> Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
> ---
> .../gpu/drm/i915/display/intel_display_regs.h    | 16 +++++++++++++---
> 1 file changed, 13 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display_regs.h b/drivers/gpu/drm/i915/display/intel_display_regs.h
> index 4321f8b529da..2dcbbad70174 100644
> --- a/drivers/gpu/drm/i915/display/intel_display_regs.h
> +++ b/drivers/gpu/drm/i915/display/intel_display_regs.h
> @@ -2869,9 +2869,19 @@ enum skl_power_gate {
> #define  ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port)	(1 << ((tc_port) < TC_PORT_4 ? \
> 						       (tc_port) + 12 : \
> 						       (tc_port) - TC_PORT_4 + 21))
> -#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)	((phy) * 2)
> -#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy)	(3 << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
> -#define  ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy)	((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
> +
> +/*
> + * ICL_DPCLKA_CFGCR0 has a 2-bit DDI_CLK_SEL field per combo PHY, for
> + * PHY_A..PHY_D only.  Any other phy value (PHY_NONE, TypeC/SNPS PHYs)

double space: s/  / /

Reviewed-by: Michał Grzelak <michal.grzelak@intel.com>

BR,
Michał

> + * is not valid here.
> + */
> +#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)	_PICK(phy & 0x3, 0, 2, 4, 6)
> +#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \
> +	REG_GENMASK(ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) + 1, \
> +		    ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
> +#define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) \
> +	((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
> +
> #define  RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)	_PICK(phy, 0, 2, 4, 27)
> #define  RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \
> 	(3 << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
>

^ permalink raw reply	[flat|nested] 13+ messages in thread

* Re: [v6,3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late()
  2026-06-09  9:52 ` [PATCH v6 3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late() Luca Coelho
@ 2026-07-01 18:32   ` Michał Grzelak
  0 siblings, 0 replies; 13+ messages in thread
From: Michał Grzelak @ 2026-07-01 18:32 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-gfx, intel-xe

[-- Attachment #1: Type: text/plain, Size: 1321 bytes --]

On Tue, 9 Jun 2026, Luca Coelho wrote:
> BIT() takes a non-negative shift amount, but cpu_transcoder is of type
> enum transcoder, which can in theory be INVALID_TRANSCODER (-1).
>
> This is not a problem with the current implementation, because
> cpu_transcoder is always valid when this code is reached, but it's
> more robust to cast to unsigned so the shift is always well-defined.
>
> Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_ddi.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c b/drivers/gpu/drm/i915/display/intel_ddi.c
> index 6399b16405c8..51816c5bc80b 100644
> --- a/drivers/gpu/drm/i915/display/intel_ddi.c
> +++ b/drivers/gpu/drm/i915/display/intel_ddi.c
> @@ -4635,8 +4635,8 @@ static int intel_ddi_compute_config_late(struct intel_encoder *encoder,
>
> 	if (crtc_state->master_transcoder == crtc_state->cpu_transcoder) {
> 		crtc_state->master_transcoder = INVALID_TRANSCODER;
> -		crtc_state->sync_mode_slaves_mask =
> -			port_sync_transcoders & ~BIT(crtc_state->cpu_transcoder);
> +		crtc_state->sync_mode_slaves_mask = port_sync_transcoders &
> +			~REG_BIT(crtc_state->cpu_transcoder);

Reviewed-by: Michał Grzelak <michal.grzelak@intel.com>

BR,
Michał

> 	}
>
> 	return 0;
>

^ permalink raw reply	[flat|nested] 13+ messages in thread

* Re: [v6,4/4] drm/i915/display: remove unnecessary PHY_NONE definition
  2026-06-09  9:52 ` [PATCH v6 4/4] drm/i915/display: remove unnecessary PHY_NONE definition Luca Coelho
@ 2026-07-01 18:36   ` Michał Grzelak
  0 siblings, 0 replies; 13+ messages in thread
From: Michał Grzelak @ 2026-07-01 18:36 UTC (permalink / raw)
  To: Luca Coelho; +Cc: intel-gfx, intel-xe

[-- Attachment #1: Type: text/plain, Size: 4483 bytes --]

On Tue, 9 Jun 2026, Luca Coelho wrote:
> PHY_NONE is not really used, but we define it and, thus, need to check
> for it in a few places we use phy.  The only potential places where

double space: s/  / /

> phy may become PHY_NONE, is in intel_port_to_phy(), where it derives
> from port, which can be PORT_NONE.  Many of its callers don't check

double space: s/  / /

> for PHY_NONE, which can cause unknown behavior.  Additionally, this

double space: s/  / /

> can only happen if the encoder used has PORT_NONE, which should not be
> the case either, without unexpected consequences.
>
> Remove the PHY_NONE definition entirely and add a couple of WARNs at
> the relevant places, just to be sure.
>
> Signed-off-by: Luca Coelho <luciano.coelho@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_display.c           | 10 ++++++----
> drivers/gpu/drm/i915/display/intel_display.h           |  2 --
> .../gpu/drm/i915/display/intel_display_power_well.c    |  6 +++++-
> drivers/gpu/drm/i915/display/intel_hti.c               |  3 ---
> 4 files changed, 11 insertions(+), 10 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
> index bdf02b67c1d8..58713ad04d37 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.c
> +++ b/drivers/gpu/drm/i915/display/intel_display.c
> @@ -1810,9 +1810,7 @@ static void hsw_crtc_disable(struct intel_atomic_state *state,
> /* Prefer intel_encoder_is_combo() */
> bool intel_phy_is_combo(struct intel_display *display, enum phy phy)
> {
> -	if (phy == PHY_NONE)
> -		return false;
> -	else if (display->platform.alderlake_s)
> +	if (display->platform.alderlake_s)
> 		return phy <= PHY_E;
> 	else if (display->platform.dg1 || display->platform.rocketlake)
> 		return phy <= PHY_D;
> @@ -1866,7 +1864,7 @@ bool intel_phy_is_snps(struct intel_display *display, enum phy phy)
> 	 * For DG2, and for DG2 only, all four "combo" ports and the TC1 port
> 	 * (PHY E) use Synopsis PHYs. See intel_phy_is_tc().
> 	 */
> -	return display->platform.dg2 && phy > PHY_NONE && phy <= PHY_E;
> +	return display->platform.dg2 && phy <= PHY_E;
> }
>
> /* Prefer intel_encoder_to_phy() */
> @@ -1884,6 +1882,10 @@ enum phy intel_port_to_phy(struct intel_display *display, enum port port)
> 		 port == PORT_D)
> 		return PHY_A;
>
> +	if (drm_WARN(display->drm, port < 0,
> +		     "PHY is invalid if port < 0 (%d), assuming PHY_A\n", port))
> +		return PHY_A;
> +
> 	return PHY_A + port - PORT_A;
> }
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display.h b/drivers/gpu/drm/i915/display/intel_display.h
> index 98b589e8360d..a4f621934b33 100644
> --- a/drivers/gpu/drm/i915/display/intel_display.h
> +++ b/drivers/gpu/drm/i915/display/intel_display.h
> @@ -136,8 +136,6 @@ enum tc_port {
> };
>
> enum phy {
> -	PHY_NONE = -1,
> -
> 	PHY_A = 0,

I'm wondering if with this change we could remove the assignment above
(PHY_A = 0), since I think enums are starting from 0 by default; but
again I might be missing common codestyle guidelines. Anyways:

Reviewed-by: Michał Grzelak <michal.grzelak@intel.com>

BR,
Michał

> 	PHY_B,
> 	PHY_C,
> diff --git a/drivers/gpu/drm/i915/display/intel_display_power_well.c b/drivers/gpu/drm/i915/display/intel_display_power_well.c
> index 04bd0dde5bed..daea2452a19e 100644
> --- a/drivers/gpu/drm/i915/display/intel_display_power_well.c
> +++ b/drivers/gpu/drm/i915/display/intel_display_power_well.c
> @@ -325,7 +325,11 @@ static enum phy icl_aux_pw_to_phy(struct intel_display *display,
> {
> 	struct intel_encoder *encoder = icl_aux_pw_to_encoder(display, power_well);
>
> -	return encoder ? intel_encoder_to_phy(encoder) : PHY_NONE;
> +	if (drm_WARN(display->drm, !encoder,
> +		     "PHY is invalid if encoder is NULL, assuming PHY_A\n"))
> +		return PHY_A;
> +
> +	return intel_encoder_to_phy(encoder);
> }
>
> static bool icl_aux_pw_is_tc_phy(struct intel_display *display,
> diff --git a/drivers/gpu/drm/i915/display/intel_hti.c b/drivers/gpu/drm/i915/display/intel_hti.c
> index dc454420c134..56602240ceff 100644
> --- a/drivers/gpu/drm/i915/display/intel_hti.c
> +++ b/drivers/gpu/drm/i915/display/intel_hti.c
> @@ -23,9 +23,6 @@ void intel_hti_init(struct intel_display *display)
>
> bool intel_hti_uses_phy(struct intel_display *display, enum phy phy)
> {
> -	if (drm_WARN_ON(display->drm, phy == PHY_NONE))
> -		return false;
> -
> 	return display->hti.state & HDPORT_ENABLED &&
> 		display->hti.state & HDPORT_DDI_USED(phy);
> }
>

^ permalink raw reply	[flat|nested] 13+ messages in thread

end of thread, other threads:[~2026-07-01 18:36 UTC | newest]

Thread overview: 13+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-06-09  9:52 [PATCH v6 0/4] drm/i915/display: harden some bit-shifting operations Luca Coelho
2026-06-09  9:52 ` [PATCH v6 1/4] drm/i915/display: harden masks in HSW_AUD_PIN_ELD_CP_VLD macros Luca Coelho
2026-07-01 18:31   ` [v6, " Michał Grzelak
2026-06-09  9:52 ` [PATCH v6 2/4] drm/i915/display: harden shifts in ICL_DPCLKA_CFGCR0_DDI_CLK_SEL macros Luca Coelho
2026-07-01 18:31   ` [v6, " Michał Grzelak
2026-06-09  9:52 ` [PATCH v6 3/4] drm/i915/display: harden shift in intel_ddi_compute_config_late() Luca Coelho
2026-07-01 18:32   ` [v6,3/4] " Michał Grzelak
2026-06-09  9:52 ` [PATCH v6 4/4] drm/i915/display: remove unnecessary PHY_NONE definition Luca Coelho
2026-07-01 18:36   ` [v6,4/4] " Michał Grzelak
2026-06-09 10:19 ` ✗ CI.checkpatch: warning for drm/i915/display: harden some bit-shifting operations (rev6) Patchwork
2026-06-09 10:21 ` ✓ CI.KUnit: success " Patchwork
2026-06-09 11:20 ` ✓ Xe.CI.BAT: " Patchwork
2026-06-09 23:10 ` ✓ Xe.CI.FULL: " Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox