From: "Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com>
To: Nemesa Garg <nemesa.garg@intel.com>,
<intel-gfx@lists.freedesktop.org>,
<intel-xe@lists.freedesktop.org>,
<dri-devel@lists.freedesktop.org>
Subject: Re: [PATCH 1/2] drm/dp: Define DSC bpp delta DPCD fields
Date: Tue, 21 Apr 2026 12:04:45 +0530 [thread overview]
Message-ID: <67a2d30b-f33f-4316-b7a9-cdd297c269bd@intel.com> (raw)
In-Reply-To: <20260420112611.1481530-2-nemesa.garg@intel.com>
On 4/20/2026 4:56 PM, Nemesa Garg wrote:
> Add DP_DSC_MAX_BPP_DELTA and related field and mask helper
> macros for RGB/YCbCr444 delta and YCbCr420 delta encoding.
>
> Signed-off-by: Nemesa Garg <nemesa.garg@intel.com>
> ---
> include/drm/display/drm_dp.h | 8 +++++++-
> 1 file changed, 7 insertions(+), 1 deletion(-)
>
> diff --git a/include/drm/display/drm_dp.h b/include/drm/display/drm_dp.h
> index 8b15d3eeb716..2afd33d90a0e 100644
> --- a/include/drm/display/drm_dp.h
> +++ b/include/drm/display/drm_dp.h
> @@ -354,9 +354,15 @@
> # define DP_DSC_20_PER_DP_DSC_SINK (1 << 1)
> # define DP_DSC_24_PER_DP_DSC_SINK (1 << 2)
>
> -#define DP_DSC_BITS_PER_PIXEL_INC 0x06F
> +#define MIN_DSC_BPP_DELTA_444 16
> +#define MIN_DSC_BPP_DELTA_420 12
I understand, you are not using 422 format, but for the sake of
completeness, lets add the values and mask for 422 formats also.
> +#define BPP_DELTA_SHIFT_420 5
These belong to the 0x06E group.
> +
> +#define DP_DSC_MAX_BPP_DELTA 0x06E
To match with the DP spec name add VERSION_1 suffix.
There might be support for Version 2 in future, (atleast the DPCD 0x68
MAX_BPP_DELTA_VERSION points to that).
> # define DP_DSC_RGB_YCbCr444_MAX_BPP_DELTA_MASK 0x1f
> # define DP_DSC_RGB_YCbCr420_MAX_BPP_DELTA_MASK 0xe0
These bits were wrongly grouped with DPCD 0x06F. This correction should
be a separate patch.
Regards,
Ankit
> +
> +#define DP_DSC_BITS_PER_PIXEL_INC 0x06F
> # define DP_DSC_BITS_PER_PIXEL_1_16 0x0
> # define DP_DSC_BITS_PER_PIXEL_1_8 0x1
> # define DP_DSC_BITS_PER_PIXEL_1_4 0x2
next prev parent reply other threads:[~2026-04-21 6:35 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-20 11:26 [PATCH 0/2] DSC max delta bpp support Nemesa Garg
2026-04-20 11:26 ` [PATCH 1/2] drm/dp: Define DSC bpp delta DPCD fields Nemesa Garg
2026-04-21 6:34 ` Nautiyal, Ankit K [this message]
2026-04-20 11:26 ` [PATCH 2/2] drm/i915/dp: Decode DSC max delta bpp from sink DPCD Nemesa Garg
2026-04-21 10:50 ` Nautiyal, Ankit K
2026-04-20 22:34 ` ✓ CI.KUnit: success for DSC max delta bpp support Patchwork
2026-04-20 23:21 ` ✓ Xe.CI.BAT: " Patchwork
2026-04-21 2:15 ` ✗ Xe.CI.FULL: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=67a2d30b-f33f-4316-b7a9-cdd297c269bd@intel.com \
--to=ankit.k.nautiyal@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=nemesa.garg@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox