From: "Iddamsetty, Aravind" <aravind.iddamsetty@intel.com>
To: Matt Roper <matthew.d.roper@intel.com>, <intel-xe@lists.freedesktop.org>
Subject: Re: [Intel-xe] [PATCH 02/26] drm/xe: Introduce xe_tile
Date: Fri, 12 May 2023 11:15:57 +0530 [thread overview]
Message-ID: <7d2e05ca-ca40-d793-e77d-80c316035cb7@intel.com> (raw)
In-Reply-To: <20230511034722.1929038-3-matthew.d.roper@intel.com>
On 11-05-2023 09:16, Matt Roper wrote:
> Create a new xe_tile structure to begin separating the concept of "tile"
> from "GT." A tile is effectively a complete GPU, and a GT is just one
> part of that. On platforms like MTL, there's only a single full GPU
> (tile) which has its IP blocks provided by two GTs. In contrast, a
> "multi-tile" platform like PVC is basically multiple complete GPUs
> packed behind a single PCI device.
>
> For now, just create xe_tile as a simple wrapper around xe_gt. The
> items in xe_gt that are truly tied to the tile rather than the GT will
> be moved in future patches. Support for multiple GTs per tile (i.e.,
> the MTL standalone media case) will also be re-introduced in a future
> patch.
>
> Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
> ---
> drivers/gpu/drm/xe/xe_device.h | 11 +++++---
> drivers/gpu/drm/xe/xe_device_types.h | 40 +++++++++++++++++++++++++---
> drivers/gpu/drm/xe/xe_gt_types.h | 15 +++++++----
> drivers/gpu/drm/xe/xe_mmio.c | 13 ++++-----
> drivers/gpu/drm/xe/xe_pci.c | 5 +++-
> drivers/gpu/drm/xe/xe_vm.c | 2 +-
> drivers/gpu/drm/xe/xe_vm_types.h | 8 +++---
> 7 files changed, 71 insertions(+), 23 deletions(-)
>
>
<snip>
> +struct xe_tile {
> + /** @xe: Backpointer to tile's PCI device */
> + struct xe_device *xe;
> +
> + /** @id: ID of the tile */
> + u8 id;
> +
> + /**
> + * @primary_gt: Primary GT
> + */
> + struct xe_gt primary_gt;
can we have an array of GTs with primary always located at 0 and others
stored as per ID, that way we could properly retrieve a GT from a tile
using GT_ID assuming we keep GT id local to tile.
Thanks,
Aravind.
> +
> + /* TODO: Add media GT here */
> +};
> +
next prev parent reply other threads:[~2023-05-12 5:46 UTC|newest]
Thread overview: 75+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-11 3:46 [Intel-xe] [PATCH 00/26] Separate GT and tile Matt Roper
2023-05-11 3:46 ` [Intel-xe] [PATCH 01/26] drm/xe/mtl: Disable media GT Matt Roper
2023-05-11 20:50 ` Matt Atwood
2023-05-11 23:29 ` Lucas De Marchi
2023-05-12 15:38 ` Matt Roper
2023-05-11 3:46 ` [Intel-xe] [PATCH 02/26] drm/xe: Introduce xe_tile Matt Roper
2023-05-11 5:46 ` Lucas De Marchi
2023-05-12 5:33 ` Iddamsetty, Aravind
2023-05-12 16:27 ` Matt Roper
2023-05-12 5:45 ` Iddamsetty, Aravind [this message]
2023-05-18 17:35 ` Rodrigo Vivi
2023-05-11 3:46 ` [Intel-xe] [PATCH 03/26] drm/xe: Add backpointer from gt to tile Matt Roper
2023-05-11 21:10 ` Matt Atwood
2023-05-12 0:07 ` Lucas De Marchi
2023-05-12 16:20 ` Matt Roper
2023-05-12 16:31 ` Matt Atwood
2023-05-12 17:00 ` Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 04/26] drm/xe: Add for_each_tile iterator Matt Roper
2023-05-11 23:23 ` Lucas De Marchi
2023-05-12 5:45 ` Iddamsetty, Aravind
2023-05-12 16:28 ` Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 05/26] drm/xe: Move register MMIO into xe_tile Matt Roper
2023-05-11 12:20 ` Jani Nikula
2023-05-11 22:01 ` Lucas De Marchi
2023-05-13 5:53 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 06/26] drm/xe: Move VRAM from GT to tile Matt Roper
2023-05-15 22:40 ` Lucas De Marchi
2023-05-18 17:29 ` Rodrigo Vivi
2023-05-11 3:47 ` [Intel-xe] [PATCH 07/26] drm/xe: Memory allocations are tile-based, not GT-based Matt Roper
2023-05-17 4:56 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 08/26] drm/xe: Move migration from GT to tile Matt Roper
2023-05-17 5:00 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 09/26] drm/xe: Clarify 'gt' retrieval for primary tile Matt Roper
2023-05-17 5:07 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 10/26] drm/xe: Drop vram_id Matt Roper
2023-05-17 5:09 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 11/26] drm/xe: Drop extra_gts[] declarations and XE_GT_TYPE_REMOTE Matt Roper
2023-05-17 5:14 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 12/26] drm/xe: Allocate GT dynamically Matt Roper
2023-05-17 5:23 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 13/26] drm/xe: Add media GT to tile Matt Roper
2023-05-18 17:50 ` Rodrigo Vivi
2023-05-11 3:47 ` [Intel-xe] [PATCH 14/26] drm/xe: Move display IRQ postinstall out of GT function Matt Roper
2023-05-18 17:51 ` Rodrigo Vivi
2023-05-18 18:20 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 15/26] drm/xe: Interrupts are delivered per-tile, not per-GT Matt Roper
2023-05-11 12:14 ` Iddamsetty, Aravind
2023-05-11 13:50 ` Matt Roper
2023-05-18 18:30 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 16/26] drm/xe/irq: Handle ASLE backlight interrupts at same time as display Matt Roper
2023-05-18 18:33 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 17/26] drm/xe/irq: Actually call xe_irq_postinstall() Matt Roper
2023-05-18 18:40 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 18/26] drm/xe/irq: Ensure primary GuC won't clobber media GuC's interrupt mask Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 19/26] drm/xe/irq: Untangle postinstall functions Matt Roper
2023-05-18 18:45 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 20/26] drm/xe: Replace xe_gt_irq_postinstall with xe_irq_enable_hwe Matt Roper
2023-05-18 19:54 ` Lucas De Marchi
2023-05-11 3:47 ` [Intel-xe] [PATCH 21/26] drm/xe: Invalidate TLB on all affected GTs during GGTT updates Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 22/26] drm/xe/tlb: Obtain forcewake when doing GGTT TLB invalidations Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 23/26] drm/xe: Allow GT looping and lookup on standalone media Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 24/26] drm/xe: Update query uapi to support " Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 25/26] drm/xe: Reinstate media GT support Matt Roper
2023-05-11 3:47 ` [Intel-xe] [PATCH 26/26] drm/xe: Clarify source of GT log messages Matt Roper
2023-05-17 9:33 ` Michal Wajdeczko
2023-05-11 3:50 ` [Intel-xe] ✓ CI.Patch_applied: success for Separate GT and tile Patchwork
2023-05-11 3:51 ` [Intel-xe] ✗ CI.KUnit: failure " Patchwork
2023-05-11 7:08 ` [Intel-xe] ✓ CI.Patch_applied: success for Separate GT and tile (rev2) Patchwork
2023-05-11 7:10 ` [Intel-xe] ✗ CI.KUnit: failure " Patchwork
2023-05-12 7:21 ` [Intel-xe] ✓ CI.Patch_applied: success " Patchwork
2023-05-12 7:23 ` [Intel-xe] ✗ CI.KUnit: failure " Patchwork
2023-05-15 13:08 ` [Intel-xe] [PATCH 00/26] Separate GT and tile Thomas Hellström
2023-05-15 18:11 ` Matt Roper
2023-05-16 14:18 ` Das, Nirmoy
2023-05-18 17:47 ` Rodrigo Vivi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7d2e05ca-ca40-d793-e77d-80c316035cb7@intel.com \
--to=aravind.iddamsetty@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox