From: Gustavo Sousa <gustavo.sousa@intel.com>
To: <intel-xe@lists.freedesktop.org>
Cc: Matt Roper <matthew.d.roper@intel.com>,
Michal Wajdeczko <michal.wajdeczko@intel.com>
Subject: Re: ✗ Xe.CI.BAT: failure for Extra enabling patches for NVL-P (rev3)
Date: Mon, 9 Mar 2026 19:03:02 -0300 [thread overview]
Message-ID: <87ms0gacfd.fsf@intel.com> (raw)
In-Reply-To: <177309013042.335367.3672549934691530510@a3b018990fe9>
Patchwork <patchwork@emeril.freedesktop.org> writes:
> == Series Details ==
>
> Series: Extra enabling patches for NVL-P (rev3)
> URL : https://patchwork.freedesktop.org/series/162666/
> State : failure
>
> == Summary ==
>
> CI Bug Log - changes from xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c_BAT -> xe-pw-162666v3_BAT
> ====================================================
>
> Summary
> -------
>
> **FAILURE**
>
> Serious unknown changes coming with xe-pw-162666v3_BAT absolutely need to be
> verified manually.
>
> If you think the reported changes have nothing to do with the changes
> introduced in xe-pw-162666v3_BAT, please notify your bug team (I915-ci-infra@lists.freedesktop.org) to allow them
> to document this new failure mode, which will reduce false positives in CI.
>
>
>
> Participating hosts (14 -> 12)
> ------------------------------
>
> Missing (2): bat-adlp-vm bat-ptl-vm
>
> Possible new issues
> -------------------
>
> Here are the unknown changes that may have been introduced in xe-pw-162666v3_BAT:
>
> ### IGT changes ###
>
> #### Possible regressions ####
>
> * igt@xe_module_load@load:
> - bat-ptl-2: [PASS][1] -> [ABORT][2]
> [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-ptl-2/igt@xe_module_load@load.html
> [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-ptl-2/igt@xe_module_load@load.html
> - bat-dg2-oem2: [PASS][3] -> [ABORT][4]
> [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-dg2-oem2/igt@xe_module_load@load.html
> [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-dg2-oem2/igt@xe_module_load@load.html
> - bat-atsm-2: [PASS][5] -> [ABORT][6]
> [5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-atsm-2/igt@xe_module_load@load.html
> [6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-atsm-2/igt@xe_module_load@load.html
> - bat-wcl-1: [PASS][7] -> [ABORT][8]
> [7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-wcl-1/igt@xe_module_load@load.html
> [8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-wcl-1/igt@xe_module_load@load.html
> - bat-ptl-1: [PASS][9] -> [ABORT][10]
> [9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-ptl-1/igt@xe_module_load@load.html
> [10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-ptl-1/igt@xe_module_load@load.html
> - bat-wcl-2: [PASS][11] -> [ABORT][12]
> [11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-wcl-2/igt@xe_module_load@load.html
> [12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-wcl-2/igt@xe_module_load@load.html
> - bat-bmg-2: [PASS][13] -> [ABORT][14]
> [13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-bmg-2/igt@xe_module_load@load.html
> [14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-bmg-2/igt@xe_module_load@load.html
> - bat-bmg-3: [PASS][15] -> [ABORT][16]
> [15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-bmg-3/igt@xe_module_load@load.html
> [16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-bmg-3/igt@xe_module_load@load.html
> - bat-bmg-1: [PASS][17] -> [ABORT][18]
> [17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-bmg-1/igt@xe_module_load@load.html
> [18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-bmg-1/igt@xe_module_load@load.html
> - bat-adlp-7: [PASS][19] -> [ABORT][20]
> [19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4683-50b85be0adadc4ab0b1e557627bebd7fdf1fcc3c/bat-adlp-7/igt@xe_module_load@load.html
> [20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-162666v3/bat-adlp-7/igt@xe_module_load@load.html
Oops. It appears we've hit a chicken-and-egg situation here. MMIO
functions depend on device workarounds to be already initialized; device
workarounds initialization depend on xe_sriov_probe_early(); which, in
turn, needs to use MMIO functions.
--
Gustavo Sousa
next prev parent reply other threads:[~2026-03-09 22:03 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-09 20:07 [PATCH v3 0/8] Extra enabling patches for NVL-P Gustavo Sousa
2026-03-09 20:07 ` [PATCH v3 1/8] drm/xe: Modify stepping info directly in xe_step_*_get() Gustavo Sousa
2026-03-09 20:07 ` [PATCH v3 2/8] drm/xe: Drop unused IS_PLATFORM_STEP() and IS_SUBPLATFORM_STEP() Gustavo Sousa
2026-03-09 20:07 ` [PATCH v3 3/8] drm/xe/nvlp: Read platform-level stepping info Gustavo Sousa
2026-03-09 20:07 ` [PATCH v3 4/8] drm/xe/rtp: Add support for matching platform-level stepping Gustavo Sousa
2026-03-09 20:07 ` [PATCH v3 5/8] drm/xe: Call xe_wa_process_device_oob() after xe_sriov_probe_early() Gustavo Sousa
2026-03-09 20:19 ` Matt Roper
2026-03-09 20:20 ` Michal Wajdeczko
2026-03-09 21:24 ` Gustavo Sousa
2026-03-09 20:07 ` [PATCH v3 6/8] drm/xe/nvlp: Implement Wa_14026539277 Gustavo Sousa
2026-03-09 20:13 ` Matt Roper
2026-03-09 20:07 ` [PATCH v3 7/8] drm/xe/xe3p: Drop Wa_16028780921 Gustavo Sousa
2026-03-09 20:07 ` [PATCH v3 8/8] drm/xe: Translate C-state "reset value" into RC6 Gustavo Sousa
2026-03-09 20:14 ` ✓ CI.KUnit: success for Extra enabling patches for NVL-P (rev3) Patchwork
2026-03-09 21:02 ` ✗ Xe.CI.BAT: failure " Patchwork
2026-03-09 22:03 ` Gustavo Sousa [this message]
2026-03-09 22:08 ` Matt Roper
2026-03-09 22:24 ` Gustavo Sousa
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87ms0gacfd.fsf@intel.com \
--to=gustavo.sousa@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
--cc=michal.wajdeczko@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox