From: Gustavo Sousa <gustavo.sousa@intel.com>
To: <I915-ci-infra@lists.freedesktop.org>
Cc: <intel-xe@lists.freedesktop.org>
Subject: Re: ✗ Xe.CI.FULL: failure for drm/i915/dmc_wl: Remove macro HAS_DMC_WAKELOCK()
Date: Tue, 19 May 2026 15:12:55 -0300 [thread overview]
Message-ID: <87pl2rp8t4.fsf@intel.com> (raw)
In-Reply-To: <177752166441.27310.8108561954016845261@5ab824fced77>
Patchwork <patchwork@emeril.freedesktop.org> writes:
> == Series Details ==
>
> Series: drm/i915/dmc_wl: Remove macro HAS_DMC_WAKELOCK()
> URL : https://patchwork.freedesktop.org/series/165728/
> State : failure
>
> == Summary ==
>
> CI Bug Log - changes from xe-4950-9ee30ac229d686465b572e6404250178b28b616b_FULL -> xe-pw-165728v1_FULL
> ====================================================
>
> Summary
> -------
>
> **FAILURE**
>
> Serious unknown changes coming with xe-pw-165728v1_FULL absolutely need to be
> verified manually.
>
> If you think the reported changes have nothing to do with the changes
> introduced in xe-pw-165728v1_FULL, please notify your bug team (I915-ci-infra@lists.freedesktop.org) to allow them
> to document this new failure mode, which will reduce false positives in CI.
>
>
>
> Participating hosts (2 -> 2)
> ------------------------------
>
> No changes in participating hosts
>
> Possible new issues
> -------------------
>
> Here are the unknown changes that may have been introduced in xe-pw-165728v1_FULL:
>
> ### IGT changes ###
>
> #### Possible regressions ####
>
> * igt@xe_exec_reset@multi-queue-cat-error-on-secondary:
> - shard-bmg: NOTRUN -> [SKIP][1]
> [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-9/igt@xe_exec_reset@multi-queue-cat-error-on-secondary.html
>
> * igt@xe_module_load@load:
> - shard-bmg: ([PASS][2], [PASS][3], [PASS][4], [PASS][5], [PASS][6], [PASS][7], [PASS][8], [PASS][9], [PASS][10], [PASS][11], [PASS][12], [PASS][13], [PASS][14], [PASS][15], [PASS][16], [PASS][17], [PASS][18], [PASS][19], [PASS][20], [PASS][21], [PASS][22]) -> ([ABORT][23], [PASS][24], [PASS][25], [PASS][26], [PASS][27], [PASS][28], [SKIP][29], [PASS][30], [PASS][31], [PASS][32], [PASS][33], [PASS][34], [PASS][35], [PASS][36], [PASS][37], [PASS][38], [PASS][39], [PASS][40], [PASS][41], [PASS][42], [PASS][43], [PASS][44], [PASS][45], [PASS][46], [ABORT][47]) ([Intel XE#2457] / [Intel XE#7405])
> [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-9/igt@xe_module_load@load.html
> [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-4/igt@xe_module_load@load.html
> [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-7/igt@xe_module_load@load.html
> [5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-8/igt@xe_module_load@load.html
> [6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-1/igt@xe_module_load@load.html
> [7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-3/igt@xe_module_load@load.html
> [8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-6/igt@xe_module_load@load.html
> [9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-10/igt@xe_module_load@load.html
> [10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-2/igt@xe_module_load@load.html
> [11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-2/igt@xe_module_load@load.html
> [12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-9/igt@xe_module_load@load.html
> [13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-10/igt@xe_module_load@load.html
> [14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-3/igt@xe_module_load@load.html
> [15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-4/igt@xe_module_load@load.html
> [16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-8/igt@xe_module_load@load.html
> [17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-10/igt@xe_module_load@load.html
> [18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-1/igt@xe_module_load@load.html
> [19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-6/igt@xe_module_load@load.html
> [20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-2/igt@xe_module_load@load.html
> [21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-7/igt@xe_module_load@load.html
> [22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4950-9ee30ac229d686465b572e6404250178b28b616b/shard-bmg-7/igt@xe_module_load@load.html
> [23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-5/igt@xe_module_load@load.html
> [24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-9/igt@xe_module_load@load.html
> [25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-10/igt@xe_module_load@load.html
> [26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-10/igt@xe_module_load@load.html
> [27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-4/igt@xe_module_load@load.html
> [28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-9/igt@xe_module_load@load.html
> [29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-2/igt@xe_module_load@load.html
> [30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-4/igt@xe_module_load@load.html
> [31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-3/igt@xe_module_load@load.html
> [32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-3/igt@xe_module_load@load.html
> [33]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-6/igt@xe_module_load@load.html
> [34]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-6/igt@xe_module_load@load.html
> [35]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-1/igt@xe_module_load@load.html
> [36]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-1/igt@xe_module_load@load.html
> [37]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-7/igt@xe_module_load@load.html
> [38]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-8/igt@xe_module_load@load.html
> [39]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-8/igt@xe_module_load@load.html
> [40]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-2/igt@xe_module_load@load.html
> [41]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-8/igt@xe_module_load@load.html
> [42]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-2/igt@xe_module_load@load.html
> [43]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-2/igt@xe_module_load@load.html
> [44]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-7/igt@xe_module_load@load.html
> [45]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-10/igt@xe_module_load@load.html
> [46]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-1/igt@xe_module_load@load.html
> [47]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-165728v1/shard-bmg-5/igt@xe_module_load@load.html
>
This patch has no functional changes, since it is replacing the macro
invocation with an "expanded" version of the same check. So, CI
failures here are unrelated.
--
Gustavo Sousa
next prev parent reply other threads:[~2026-05-19 18:13 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-29 14:26 [PATCH] drm/i915/dmc_wl: Remove macro HAS_DMC_WAKELOCK() Gustavo Sousa
2026-04-29 15:53 ` ✓ CI.KUnit: success for " Patchwork
2026-04-29 17:19 ` ✓ Xe.CI.BAT: " Patchwork
2026-04-30 4:01 ` ✗ Xe.CI.FULL: failure " Patchwork
2026-05-19 18:12 ` Gustavo Sousa [this message]
2026-05-11 16:51 ` Daniel Charles
2026-05-19 18:34 ` Gustavo Sousa
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87pl2rp8t4.fsf@intel.com \
--to=gustavo.sousa@intel.com \
--cc=I915-ci-infra@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox