Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2025-11-17 09:26:59 to 2025-11-18 08:53:16 UTC [more...]

[v6 00/16] Plane Color Pipeline support for Intel platforms
 2025-11-18  8:52 UTC  (20+ messages)
` [v6 03/16] drm/i915: Add intel_color_op
` [v6 04/16] drm/i915/color: Add helper to create intel colorop
` [v6 05/16] drm/i915/color: Create a transfer function color pipeline
` [v6 06/16] drm/i915/color: Add framework to program CSC
` [v6 07/16] drm/i915/color: Preserve sign bit when int_bits is Zero
` [v6 10/16] drm/i915/color: Add framework to program PRE/POST CSC LUT
` [v6 14/16] drm/i915/display: Add registers for 3D LUT
` [v6 15/16] drm/i915/color: Add 3D LUT to color pipeline
` [v6 16/16] drm/i915/color: Enable Plane Color Pipelines

[PULL] drm-xe-next
 2025-11-18  8:34 UTC  (3+ messages)

REGRESSION on linux-next (next-20251106)
 2025-11-18  7:47 UTC  (11+ messages)

[PATCH v3 0/7] Fix DRM scheduler layering violations in Xe
 2025-11-18  6:45 UTC  (11+ messages)
` [PATCH v3 2/7] drm/sched: Add several job helpers to avoid drivers touching scheduler state
` [PATCH v3 3/7] drm/xe: Add dedicated message lock
` [PATCH v3 4/7] drm/xe: Stop abusing DRM scheduler internals
` [PATCH v3 5/7] drm/xe: Do not deregister queues in TDR
` [PATCH v3 6/7] drm/xe: Remove special casing for LR queues in submission

[PATCH v2] drm/xe: Allow compressible surfaces to be 1-way coherent
 2025-11-18  6:20 UTC  (5+ messages)
` ✗ CI.checkpatch: warning for drm/xe: Allow compressible surfaces to be 1-way coherent (rev2)
` ✓ CI.KUnit: success "
` ✗ Xe.CI.BAT: failure "
` ✓ Xe.CI.Full: success "

[PATCH v2 00/17] Dynamic drm_pagemaps and Initial multi-device SVM
 2025-11-18  6:15 UTC  (6+ messages)
` [PATCH v2 04/17] drm/pagemap, drm/xe: Manage drm_pagemap provider lifetimes
` [PATCH v2 17/17] drm/xe/svm: Document how xe keeps drm_pagemap references

[PATCH v4 00/10] Enable DP2.1 alpm
 2025-11-18  5:49 UTC  (11+ messages)
` [PATCH v4 02/10] drm/i915/alpm: alpm_init() for DP2.1
` [PATCH v4 05/10] drm/i915/alpm: Auxless wake time calculation for Xe3p
` [PATCH v4 06/10] drm/i915/alpm: Half LFPS cycle calculation
` [PATCH v4 07/10] drm/i915/alpm: Program LTTPR count for DP 2.1 ALPM

[PATCH v2 00/32] drm/i915/cx0: Add MTL+ platforms to support dpll framework
 2025-11-18  4:38 UTC  (48+ messages)
` [PATCH v2 01/32] drm/i915/cx0: Rename TBT functions to be ICL specific
` [PATCH v2 02/32] drm/i915/cx0: Factor out C10 msgbus access start/end helpers
` [PATCH v2 03/32] drm/i915/cx0: Sanitize setting the Cx0 PLL use_c10 flag
` [PATCH v2 04/32] drm/i915/cx0: Sanitize calculating C20 PLL state from tables
` [PATCH v2 05/32] drm/i915/cx0: Track the C20 PHY VDR state in the PLL state
` [PATCH v2 06/32] drm/i915/cx0: Move definition of Cx0 PHY functions earlier
` [PATCH v2 07/32] drm/i915/cx0: Add macro to get DDI port width from a register value
` [PATCH v2 08/32] drm/i915/cx0: Track the Cx0 PHY enabled lane count in the PLL state
` [PATCH v2 09/32] drm/i915/cx0: Sanitize C10 PHY PLL SSC register setup
` [PATCH v2 10/32] drm/i915/cx0: Read out the Cx0 PHY SSC enabled state
` [PATCH v2 11/32] drm/i915/cx0: Determine Cx0 PLL DP mode from PLL state
` [PATCH v2 12/32] drm/i915/cx0: Determine Cx0 PLL port clock "
` [PATCH v2 13/32] drm/i915/cx0: Zero Cx0 PLL state before compute and HW readout
` [PATCH v2 14/32] drm/i915/cx0: Print additional Cx0 PLL HW state
` [PATCH v2 15/32] drm/i915/cx0: Remove state verification
` [PATCH v2 16/32] drm/i915/cx0: Add PLL information for MTL+
` [PATCH v2 17/32] drm/i915/cx0: Update C10/C20 state calculation
` [PATCH v2 18/32] drm/i915/cx0: Compute plls for MTL+ platform
` [PATCH v2 19/32] drm/i915/cx0: Add MTL+ .get_dplls hook
` [PATCH v2 20/32] drm/i915/cx0: Add MTL+ .put_dplls hook
` [PATCH v2 21/32] drm/i915/cx0: Add MTL+ .update_active_dpll hook
` [PATCH v2 22/32] drm/i915/cx0: Add MTL+ .update_dpll_ref_clks hook
` [PATCH v2 23/32] drm/i915/cx0: Add MTL+ .dump_hw_state hook
` [PATCH v2 24/32] drm/i915/cx0: Add .compare_hw_state hook
` [PATCH v2 25/32] drm/i915/cx0: Add MTL+ .get_hw_state hook
` [PATCH v2 26/32] drm/i915/cx0: Add MTL+ .get_freq hook
` [PATCH v2 27/32] drm/i915/cx0: Add MTL+ .crtc_get_dpll hook
` [PATCH v2 28/32] drm/i915/cx0: PLL verify debug state print
` [PATCH v2 29/32] drm/i915/cx0: Add MTL+ .enable_clock/.disable clock hooks on DDI
` [PATCH v2 30/32] drm/i915/cx0: Get encoder configuration for C10 and C20 PHY PLLs
` [PATCH v2 31/32] drm/i915/cx0: Add MTL+ Thunderbolt PLL hooks
` [PATCH v2 32/32] drm/i915/cx0: Enable dpll framework for MTL+
` ✗ CI.checkpatch: warning for drm/i915/cx0: Add MTL+ platforms to support dpll framework
` ✓ CI.KUnit: success "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "

[PATCH] drm/xe/oa: Fix potential UAF in xe_oa_add_config_ioctl()
 2025-11-18  4:06 UTC  (6+ messages)
` ✓ CI.KUnit: success for "
` ✓ Xe.CI.BAT: "
` ✓ Xe.CI.Full: "

[drm-xe:drm-xe-fixes] BUILD SUCCESS 240372edaf854c9136f5ead45f2d8cd9496a9cb3
 2025-11-18  3:05 UTC 

[PATCH v2 0/3] drm/xe: Add xe_pci_rebar
 2025-11-18  2:05 UTC  (9+ messages)
` [PATCH v2 1/3] FOR-CI: pci changes for drm-tip
` [PATCH v2 2/3] drm/xe: Move rebar to its own file
` [PATCH v2 3/3] drm/xe: Improve rebar log messages
` ✗ CI.checkpatch: warning for drm/xe: Add xe_pci_rebar (rev2)
` ✓ CI.KUnit: success "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "

[PATCH v4] drm/xe: expose PAT software table via debugfs
 2025-11-18  1:15 UTC  (4+ messages)
` ✓ CI.KUnit: success for drm/xe: expose PAT software table via debugfs (rev4)
` ✓ Xe.CI.BAT: "
` ✓ Xe.CI.Full: "

[PATCH v2 0/4] Add SoC remapper support for system controller
 2025-11-17 23:38 UTC  (9+ messages)
` [PATCH v2 1/4] drm/xe/soc_remapper: Initialize SoC remapper during Xe probe
` [PATCH v2 2/4] drm/xe/soc_remapper: Use SoC remapper herlper from VSEC code
` [PATCH v2 3/4] drm/xe/soc_remapper: Add system controller config for SoC remapper
` [PATCH v2 4/4] drm/xe/remapper: Reprogram remapper index on PM resume events
` ✗ CI.checkpatch: warning for Add SoC remapper support for system controller (rev2)
` ✓ CI.KUnit: success "
` ✓ Xe.CI.BAT: "
` ✓ Xe.CI.Full: "

[PATCH v3 00/27] Scope-based forcewake and runtime PM
 2025-11-17 22:28 UTC  (14+ messages)
` [PATCH v3 01/27] drm/xe/forcewake: Add scope-based cleanup for forcewake
` [PATCH v3 02/27] drm/xe/pm: Add scope-based cleanup helper for runtime PM
` [PATCH v3 12/27] drm/xe/devcoredump: Use scope-based cleanup
` [PATCH v3 13/27] drm/xe/display: Use scoped-cleanup
` [PATCH v3 14/27] drm/xe: Return forcewake reference type from force_wake_get_any_engine()
` [PATCH v3 15/27] drm/xe/drm_client: Use scope-based cleanup

[PATCH v2] drm/xe/pcode: Convert unsupported commands to debug level
 2025-11-17 22:03 UTC  (6+ messages)

[PATCH 1/1] drm/xe: Fix conversion from clock ticks to milliseconds
 2025-11-17 21:53 UTC  (4+ messages)
` ✓ CI.KUnit: success for series starting with [1/1] "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "

[PATCH] drm/xe/xe_sriov_packet: Return int from pf_descriptor_init
 2025-11-17 21:06 UTC  (5+ messages)
` ✓ CI.KUnit: success for "
` ✓ Xe.CI.BAT: "
` ✗ Xe.CI.Full: failure "

[PATCH v2 0/2] Improve CCS save/restore series (cont...)
 2025-11-17 18:29 UTC  (5+ messages)
` [PATCH v2 1/2] drm/xe/sa: Shadow buffer support in the sub-allocator pool
` [PATCH v2 2/2] drm/xe/vf: Shadow buffer management for CCS read/write operations

[PATCH v4 00/11] drm/i915/display: Add initial support for Xe3p_LPD
 2025-11-17 17:58 UTC  (12+ messages)
` [PATCH v4 07/11] drm/i915/xe3p_lpd: Extend Type-C flow for static DDI allocation

[PATCH v2] drm/i915/xe3p_lpd: Enable display use of system cache for FBC
 2025-11-17 17:41 UTC  (2+ messages)

[PATCH] drm/xe/pf: Fix .bulk_profile/sched_priority description
 2025-11-17 17:11 UTC  (2+ messages)

[PATCH 0/2] drm/xe: Add xe_pci_rebar
 2025-11-17 16:50 UTC  (5+ messages)
` [PATCH 2/2] drm/xe: Improve rebar log messages

[PATCH v4] drm/xe/uapi: Add NO_COMPRESSION BO flag and query capability
 2025-11-17 16:25 UTC  (6+ messages)
` ✓ CI.KUnit: success for drm/xe/uapi: Add NO_COMPRESSION BO flag and query capability (rev2)
` ✓ Xe.CI.BAT: "
` ✓ Xe.CI.Full: "

[RFC 0/8] CMTG enablement
 2025-11-17 15:17 UTC  (18+ messages)
` [RFC 1/8] drm/i915/cmtg: enable cmtg LNL onwards
` [RFC 2/8] drm/i915/cmtg: cmtg set clock select
` [RFC 3/8] drm/i915/cmtg: set timings for cmtg
` [RFC 4/8] drm/i915/cmtg: program vrr registers of cmtg
` [RFC 5/8] drm/i915/cmtg: program set context latency "
` [RFC 6/8] drm/i915/cmtg: set transcoder mn for cmtg
` [RFC 7/8] drm/i915/cmtg: program sync to port "
` [RFC 8/8] drm/i915/cmtg: enable cmtg ctl
` ✗ CI.checkpatch: warning for CMTG enablement
` ✓ CI.KUnit: success "
` ✗ CI.checksparse: warning "
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "

[PATCH 0/2] Introduce DRM_RAS using generic netlink for RAS
 2025-11-17 14:39 UTC  (6+ messages)
` DRM_RAS for CPER Error logging?!

[PATCH] drm/xe/pf: Use div_u64 when calculating GGTT profile
 2025-11-17 14:27 UTC  (2+ messages)

[PATCH] drm/xe: fix kernel-doc function name mismatch in xe_pm.c
 2025-11-17 13:24 UTC  (2+ messages)
` ✗ LGCI.VerificationFailed: failure for "

[PATCH v1 00/23] treewide: Introduce %ptS for struct timespec64 and convert users
 2025-11-11 14:37 UTC  (14+ messages)
` [PATCH v1 03/23] ceph: Switch to use %ptSp
` [PATCH v1 04/23] libceph: "
` [PATCH v1 12/23] ipmi: "
` [PATCH v1 18/23] pps: "
` [PATCH v1 19/23] ptp: ocp: "

[PATCH 0/1] drm/i915/display: Add quirk to force backlight type on some TUXEDO devices
 2025-11-14 18:43 UTC  (3+ messages)
` [PATCH 1/1] "

[PATCH] drm/xe: Don't use absolute path in generated header comment
 2025-11-16 16:12 UTC  (3+ messages)
` ✗ LGCI.VerificationFailed: failure for "

[PATCH v3 00/21] treewide: Introduce %ptS for struct timespec64 and convert users
 2025-11-17 11:00 UTC  (7+ messages)
` [PATCH v3 13/21] mmc: mmc_test: Switch to use %ptSp
` [PATCH v3 19/21] scsi: fnic: "
` [PATCH v3 20/21] scsi: snic: "

[PATCH v2 00/11] PCI: BAR resizing fix/rework
 2025-11-14 14:35 UTC  (9+ messages)
` [PATCH v2 03/11] PCI: Change pci_dev variable from 'bridge' to 'dev'
` [PATCH v2 08/11] drm/xe: Remove driver side BAR release before resize

Cache coherency issues when reading from intel Xe buffer
 2025-11-14  9:36 UTC  (4+ messages)

[CI 00/10] drm/i915: call irq and rps through the parent interface
 2025-11-17 11:12 UTC  (4+ messages)
` ✗ CI.checksparse: warning for drm/i915: call irq and rps through the parent interface (rev5)
` ✓ Xe.CI.BAT: success "
` ✗ Xe.CI.Full: failure "

[PATCH] drm/display/dp_mst: Add protection against 0 vcpi
 2025-11-17 10:41 UTC  (7+ messages)

[PATCH] i915/display/intel_ddi: Reduce severity of failed FEC enabling
 2025-11-17 10:24 UTC  (2+ messages)
` ✗ Xe.CI.Full: failure for i915/display/intel_ddi: Reduce severity of failed FEC enabling (rev2)

[PATCH v2] drm/fb-helper: Allocate and release fb_info in single place
 2025-11-17 10:19 UTC  (2+ messages)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox