Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Matthew Brost <matthew.brost@intel.com>
To: Tvrtko Ursulin <tvrtko.ursulin@igalia.com>
Cc: <intel-xe@lists.freedesktop.org>, <kernel-dev@igalia.com>
Subject: Re: [PATCH v7 09/24] drm/xe: Use emit_flush_imm_ggtt helper instead of open coding
Date: Fri, 27 Jun 2025 14:57:48 -0700	[thread overview]
Message-ID: <aF8T3CDISLRYn6nH@lstrano-desk.jf.intel.com> (raw)
In-Reply-To: <20250627133340.54603-10-tvrtko.ursulin@igalia.com>

On Fri, Jun 27, 2025 at 02:33:22PM +0100, Tvrtko Ursulin wrote:
> Helper is already there so lets just use it.
> 
> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@igalia.com>

Reviewed-by: Matthew Brost <matthew.brost@intel.com>

> ---
>  drivers/gpu/drm/xe/xe_ring_ops.c | 8 +++-----
>  1 file changed, 3 insertions(+), 5 deletions(-)
> 
> diff --git a/drivers/gpu/drm/xe/xe_ring_ops.c b/drivers/gpu/drm/xe/xe_ring_ops.c
> index bc1689db4cd7..b356134aca88 100644
> --- a/drivers/gpu/drm/xe/xe_ring_ops.c
> +++ b/drivers/gpu/drm/xe/xe_ring_ops.c
> @@ -417,11 +417,9 @@ static void emit_migration_job_gen12(struct xe_sched_job *job,
>  
>  	i = emit_bb_start(job->ptrs[1].batch_addr, BIT(8), dw, i);
>  
> -	dw[i++] = MI_FLUSH_DW | MI_INVALIDATE_TLB | job->migrate_flush_flags |
> -		MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_IMM_DW;
> -	dw[i++] = xe_lrc_seqno_ggtt_addr(lrc) | MI_FLUSH_DW_USE_GTT;
> -	dw[i++] = 0;
> -	dw[i++] = seqno; /* value */
> +	i = emit_flush_imm_ggtt(xe_lrc_seqno_ggtt_addr(lrc), seqno,
> +				MI_INVALIDATE_TLB | job->migrate_flush_flags,
> +				dw, i);
>  
>  	i = emit_user_interrupt(dw, i);
>  
> -- 
> 2.48.0
> 

  reply	other threads:[~2025-06-27 21:56 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-06-27 13:33 [PATCH v7 00/24] AuxCCS handling and render compression modifiers Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 01/24] drm/xe: Consolidate LRC offset calculations Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 02/24] drm/xe: Generalize wa bb emission code Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 03/24] drm/xe: Rename utilisation workaround emission function Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 04/24] drm/xe: Return number of written dwords from workaround batch buffer emission Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 05/24] drm/xe: Allow specifying number of extra dwords at the end of wa bb emission Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 06/24] drm/xe: Add plumbing for indirect context workarounds Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 07/24] drm/xe/xelp: Implement Wa_16010904313 Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 08/24] drm/xe/xelp: Add Wa_18022495364 Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 09/24] drm/xe: Use emit_flush_imm_ggtt helper instead of open coding Tvrtko Ursulin
2025-06-27 21:57   ` Matthew Brost [this message]
2025-06-27 13:33 ` [PATCH v7 10/24] drm/xe/xelpg: Flush CCS when flushing caches Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 11/24] drm/xe: Flush L3 when flushing render cache Tvrtko Ursulin
2025-06-27 18:23   ` Souza, Jose
2025-06-27 18:57     ` Souza, Jose
2025-06-30 12:43       ` Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 12/24] drm/xe/xelp: Quiesce memory traffic before invalidating auxccs Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 13/24] drm/xe/xelp: Support auxccs invalidation on blitter Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 14/24] drm/xe/xelp: Use MI_FLUSH_DW_CCS on auxccs platforms Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 15/24] drm/xe/xelp: Wait for AuxCCS invalidation to complete Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 16/24] drm/xe/xelp: Add AuxCCS invalidation to the buffer migration path Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 17/24] drm/xe: Export xe_emit_aux_table_inv Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 18/24] drm/xe/xelp: Add AuxCCS invalidation to the indirect context workarounds Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 19/24] drm/xe: Use fb cached min alignment Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 20/24] drm/xe: Flush GGTT writes after populating DPT Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 21/24] drm/xe: Handle DPT in system memory Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 22/24] drm/xe: Force flush system memory AuxCCS framebuffers before scan out Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 23/24] drm/xe/display: Add support for AuxCCS Tvrtko Ursulin
2025-06-27 13:33 ` [PATCH v7 24/24] drm/i915/display: Expose AuxCCS frame buffer modifiers for Xe Tvrtko Ursulin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=aF8T3CDISLRYn6nH@lstrano-desk.jf.intel.com \
    --to=matthew.brost@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=kernel-dev@igalia.com \
    --cc=tvrtko.ursulin@igalia.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox