From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Matt Atwood <matthew.s.atwood@intel.com>
Cc: <intel-xe@lists.freedesktop.org>, <matthew.d.roper@intel.com>
Subject: Re: [PATCH 5/5] drm/xe: disable wa_15015404425 for PTL B0
Date: Mon, 23 Jun 2025 17:12:05 -0400 [thread overview]
Message-ID: <aFnDJdKKgT_-j69u@intel.com> (raw)
In-Reply-To: <20250620214920.718179-6-matthew.s.atwood@intel.com>
On Fri, Jun 20, 2025 at 02:49:20PM -0700, Matt Atwood wrote:
> This workaround only applies to PTL Compute Die A0. However, this
> information cannot be determined until after the GT is brought up. This
> means that we will assume that it is required for the initial bring up of
> the gt. After GT init, the oob workarounds are enabled for the GT. Use
> this flag to then manually set the bit in the soc oob bit field to 0
> which will help performance after device bring up.
>
> Signed-off-by: Matt Atwood <matthew.s.atwood@intel.com>
> ---
> drivers/gpu/drm/xe/xe_pci.c | 6 ++++++
> drivers/gpu/drm/xe/xe_wa_oob.rules | 1 +
> 2 files changed, 7 insertions(+)
>
> diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
> index ded0f3dc8d73..a624c3fb9498 100644
> --- a/drivers/gpu/drm/xe/xe_pci.c
> +++ b/drivers/gpu/drm/xe/xe_pci.c
> @@ -34,6 +34,9 @@
> #include "xe_tile.h"
> #include "xe_wa.h"
>
> +#include "generated/xe_wa_oob.h"
> +#include "generated/xe_soc_wa_oob.h"
> +
> enum toggle_d3cold {
> D3COLD_DISABLE,
> D3COLD_ENABLE,
> @@ -890,6 +893,9 @@ static int xe_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
> drm_dbg(&xe->drm, "d3cold: capable=%s\n",
> str_yes_no(xe->d3cold.capable));
>
> + if (XE_WA(xe->tiles->media_gt, 15015404425_disable))
> + xe->oob[XE_SOC_WA_OOB_15015404425] = 0;
We are discussing this offline, but I need to make it very clear here
that we should not move forward with this as is.
Two unnaceptable points in here:
\
1. _disable. We either enable or we don't. If we need to wait for the gmdid,
let it be and enable the workaround after that. GMDID should be one of the
first things and I confirmed this workaround is so rare that in an a0 situation
you could wait to only enable after you read the gmd-id and confirm the
media is A0.
2. Don't mix SoC with Media. If the Bug is SoC don't wait of the media stepping
and check directly for the SoC that needs this. So, don't create an infra that
already has an exception in it. And if possible, avoid the infra at all. This
might bring even more confusion to the w/a handling.
This w/a in specific here is soc, but it is getting mapped to our media-ip,
so let's use the media check...
> +
> return 0;
>
> err_driver_cleanup:
> diff --git a/drivers/gpu/drm/xe/xe_wa_oob.rules b/drivers/gpu/drm/xe/xe_wa_oob.rules
> index 8c2aa48cb33a..822cbff13819 100644
> --- a/drivers/gpu/drm/xe/xe_wa_oob.rules
> +++ b/drivers/gpu/drm/xe/xe_wa_oob.rules
> @@ -71,3 +71,4 @@ no_media_l3 MEDIA_VERSION(3000)
> # primary GT GMDID
> 14022085890 GRAPHICS_VERSION(2001)
> 16026007364 MEDIA_VERSION(3000)
> +15015404425_disable PLATFORM(PANTHERLAKE), MEDIA_STEP(B0, FOREVER)
> --
> 2.49.0
>
next prev parent reply other threads:[~2025-06-23 21:12 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-20 21:49 [PATCH 0/5] drm/xe: Create and use SoC WA infrastructure Matt Atwood
2025-06-20 21:49 ` [PATCH 1/5] drm/xe: add xe_soc_wa infrastructure Matt Atwood
2025-06-20 21:49 ` [PATCH 2/5] drm/xe: Add infrastructure for SoC OOB workarounds Matt Atwood
2025-06-20 21:49 ` [PATCH 3/5] drm/xe: Move Wa_15015404425 to use the new EX_SOC_WA macro Matt Atwood
2025-06-20 21:49 ` [PATCH 4/5] drm/xe: extend Wa_15015404425 to apply to PTL Matt Atwood
2025-06-20 21:49 ` [PATCH 5/5] drm/xe: disable wa_15015404425 for PTL B0 Matt Atwood
2025-06-23 21:12 ` Rodrigo Vivi [this message]
2025-06-23 23:31 ` Matt Roper
2025-06-24 19:25 ` Rodrigo Vivi
2025-06-24 19:39 ` Matt Atwood
2025-06-24 20:53 ` Rodrigo Vivi
2025-06-20 21:55 ` ✗ CI.checkpatch: warning for drm/xe: Create and use SoC WA infrastructure Patchwork
2025-06-20 21:57 ` ✓ CI.KUnit: success " Patchwork
2025-06-20 22:58 ` ✗ Xe.CI.BAT: failure " Patchwork
2025-06-23 16:13 ` Matt Atwood
2025-06-21 6:05 ` ✗ Xe.CI.Full: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aFnDJdKKgT_-j69u@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
--cc=matthew.s.atwood@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox