From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: <sashiko-reviews@lists.linux.dev>
Cc: "Michael J. Ruhl" <michael.j.ruhl@intel.com>,
<intel-xe@lists.freedesktop.org>
Subject: Re: [PATCH v8 05/20] platform/x86/intel/pmt: Do not remap when using callbacks
Date: Mon, 14 Sep 2026 12:06:14 -0400 [thread overview]
Message-ID: <aqgbdgS-YL3tW91L@intel.com> (raw)
In-Reply-To: <20260911202614.E8FCE1F000FF@smtp.kernel.org>
On Fri, Sep 11, 2026 at 08:26:14PM +0000, sashiko-bot@kernel.org wrote:
> Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
>
> New issues:
> - [High] `pmt_telem_read32()` does not check for the `read_telem` callback and unconditionally dereferences `ep->base`, which the target patch now leaves as NULL for callback-driven devices.
I believe we need to address this...
>
> Pre-existing issues:
> - [High] The sysfs `mmap` interface (`intel_pmt_mmap`) unconditionally maps physical memory directly to userspace, completely bypassing the `read_telem` callback required for safe hardware access and power management.
> --
>
> commit a61b8465842029c0f2ced5b0fa7ec2cd402fcbfa
> Author: Michael J. Ruhl <michael.j.ruhl@intel.com>
>
> platform/x86/intel/pmt: Do not remap when using callbacks
>
> A callback indicates that the parent driver is responsible for accessing
> the data area. Creating a PMT memory remap is redundant.
>
> If a read_telem callback has been provided, do not create a remap.
>
> > diff --git a/drivers/platform/x86/intel/pmt/class.c b/drivers/platform/x86/intel/pmt/class.c
> > index 402d51df834a6..1c7a372b4fc42 100644
> > --- a/drivers/platform/x86/intel/pmt/class.c
> > +++ b/drivers/platform/x86/intel/pmt/class.c
> [ ... ]
> > @@ -403,14 +403,19 @@ static int intel_pmt_dev_register(struct intel_pmt_entry *entry,
> > if (!entry->size)
> > return 0;
> >
> > - res.start = entry->base_addr;
> > - res.end = res.start + entry->size - 1;
> > - res.flags = IORESOURCE_MEM;
> > + /*
> > + * The read_telem callback is responsible for this mapping, and may have
> > + * different requirements for use. If the callback is present do not
> > + * create the map.
> > + */
> > + if (!(entry->cb && entry->cb->read_telem)) {
> > + struct resource res = DEFINE_RES_MEM(entry->base_addr, entry->size);
> >
> > - entry->base = devm_ioremap_resource(dev, &res);
> > - if (IS_ERR(entry->base)) {
> > - ret = PTR_ERR(entry->base);
> > - goto fail_ioremap;
> > + entry->base = devm_ioremap_resource(dev, &res);
> > + if (IS_ERR(entry->base)) {
> > + ret = PTR_ERR(entry->base);
> > + goto fail_ioremap;
> > + }
> > }
>
> [Severity: High]
> Since this change leaves entry->base as NULL when a callback is present,
> will calling the exported pmt_telem_read32() API on a callback-driven
> endpoint result in a NULL pointer dereference?
>
> In drivers/platform/x86/intel/pmt/telemetry.c:pmt_telem_read32():
> ...
> memcpy_fromio(data, ep->base + offset, NUM_BYTES_DWORD(count));
> ...
>
> The function unconditionally dereferences ep->base without checking if a
> read_telem callback should be used instead.
>
>
> >
> > sysfs_bin_attr_init(&entry->pmt_bin_attr);
>
> [Severity: High]
> This is a pre-existing issue, but does unconditionally exposing the mmap
> handler to userspace allow users to circumvent the hardware state management
> that the read_telem callback is meant to provide?
>
> In drivers/platform/x86/intel/pmt/class.c:intel_pmt_dev_register():
> ...
> entry->pmt_bin_attr.mmap = intel_pmt_mmap;
> ...
>
> Because intel_pmt_mmap() maps physical memory directly to userspace:
>
> In drivers/platform/x86/intel/pmt/class.c:intel_pmt_mmap():
> ...
> if (io_remap_pfn_range(vma, vma->vm_start, pfn,
> vsize, vma->vm_page_prot))
> ...
>
> A user can read from the mapped memory region directly. Could this bypass
> locking and power management (like pm_runtime_get_sync), leading to hangs
> or Machine Check Exceptions if userspace accesses PCIe MMIO space while the
> device is in D3?
>
> --
> Sashiko AI review · https://sashiko.dev/#/patchset/20260911201148.1610547-22-michael.j.ruhl@intel.com?part=5
next prev parent reply other threads:[~2026-09-14 16:06 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-11 20:11 [PATCH v8 00/20] Crescent Island PMT support Michael J. Ruhl
2026-09-11 20:11 ` [PATCH v8 01/20] platform/x86/intel/pmt: complete pcidev to device update Michael J. Ruhl
2026-09-14 16:00 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 02/20] platform/x86/intel/pmt: refactor rmw with a return value Michael J. Ruhl
2026-09-14 16:01 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 03/20] platform/x86/intel/pmt: refactor rc " Michael J. Ruhl
2026-09-14 16:01 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 04/20] platform/x86/intel/pmt: Add register access callbacks Michael J. Ruhl
2026-09-14 16:03 ` Rodrigo Vivi
2026-09-14 21:05 ` Ruhl, Michael J
2026-09-11 20:11 ` [PATCH v8 05/20] platform/x86/intel/pmt: Do not remap when using callbacks Michael J. Ruhl
2026-09-11 20:26 ` sashiko-bot
2026-09-14 16:06 ` Rodrigo Vivi [this message]
2026-09-14 21:16 ` Ruhl, Michael J
2026-09-14 21:23 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 06/20] drm/xe/vsec: Do not register BMG PMT for VF Michael J. Ruhl
2026-09-14 16:07 ` Rodrigo Vivi
2026-09-14 21:04 ` Ruhl, Michael J
2026-09-14 21:15 ` Rodrigo Vivi
2026-09-14 21:35 ` Ruhl, Michael J
2026-09-11 20:11 ` [PATCH v8 07/20] drm/xe/vsec: Correct locking order Michael J. Ruhl
2026-09-14 16:07 ` Rodrigo Vivi
2026-09-14 21:33 ` Ruhl, Michael J
2026-09-16 13:10 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 08/20] drm/xe/vsec: Use correct pm state get Michael J. Ruhl
2026-09-14 16:08 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 09/20] drm/xe/vsec: Add DOC text for VSEC Michael J. Ruhl
2026-09-14 16:09 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 10/20] drm/xe/vsec: Support possible hotplug exit Michael J. Ruhl
2026-09-14 16:10 ` Rodrigo Vivi
2026-09-11 20:11 ` [PATCH v8 11/20] drm/xe/vsec: Refactor BattleMage PMT defines Michael J. Ruhl
2026-09-14 16:11 ` Rodrigo Vivi
2026-09-11 20:12 ` [PATCH v8 12/20] drm/xe/vsec: Update VSEC probe order Michael J. Ruhl
2026-09-14 16:12 ` Rodrigo Vivi
2026-09-14 21:01 ` Ruhl, Michael J
2026-09-11 20:12 ` [PATCH v8 13/20] drm/xe/vsec: Add base_offset to allow for more flexibilty Michael J. Ruhl
2026-09-14 16:12 ` Rodrigo Vivi
2026-09-11 20:12 ` [PATCH v8 14/20] drm/xe/vsec: Support Crescent Island PMT Michael J. Ruhl
2026-09-11 20:12 ` [PATCH v8 15/20] drm/xe/vsec: Crescent Island PMT decode Michael J. Ruhl
2026-09-14 16:13 ` Rodrigo Vivi
2026-09-11 20:12 ` [PATCH v8 16/20] drm/xe/vsec: Crescent Island PMT callbacks Michael J. Ruhl
2026-09-14 16:14 ` Rodrigo Vivi
2026-09-11 20:12 ` [PATCH v8 17/20] drm/xe/vsec: Support late bind fw information Michael J. Ruhl
2026-09-11 20:31 ` sashiko-bot
2026-09-14 15:58 ` Rodrigo Vivi
2026-09-14 21:15 ` Ruhl, Michael J
2026-09-15 13:14 ` Ruhl, Michael J
2026-09-11 20:12 ` [PATCH v8 18/20] drm/xe/vsec: Add PMT GUID internal access Michael J. Ruhl
2026-09-11 20:12 ` [PATCH v8 19/20] drm/xe/vsec: Update PMT " Michael J. Ruhl
2026-09-11 20:12 ` [PATCH v8 20/20] drm/xe/vsec: Refactor platform check Michael J. Ruhl
2026-09-11 20:43 ` ✗ CI.checkpatch: warning for Crescent Island PMT support (rev10) Patchwork
2026-09-11 20:44 ` ✗ CI.KUnit: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aqgbdgS-YL3tW91L@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=michael.j.ruhl@intel.com \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox