Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Welty, Brian" <brian.welty@intel.com>
To: Oak Zeng <oak.zeng@intel.com>, <intel-xe@lists.freedesktop.org>
Cc: matthew.d.roper@intel.com, lucas.demarchi@intel.com
Subject: Re: [Intel-xe] [PATCH] drm/xe: Implement HW workaround 14016763929
Date: Fri, 4 Aug 2023 13:51:18 -0700	[thread overview]
Message-ID: <f38856fa-fa4c-4b32-83a3-cf78e9a08528@intel.com> (raw)
In-Reply-To: <20230804204422.2656586-1-oak.zeng@intel.com>



On 8/4/2023 1:44 PM, Oak Zeng wrote:
> To workaround a HW bug on DG2, driver is required to map the whole
> ppgtt virtual address space before GPU workload submission. Thus
> set the XE_VM_FLAG_SCRATCH_PAGE flag during vm create so the whole
> address space is mapped to point to scratch page.
> 
> v1:
>    - Move the workaround implementation from xe_vm_create to
>      xe_vm_create_ioctl - Brian
>    - Reorder error checking in xe_vm_create_ioctl - Jose
>    - Implement WA only for DG2-G10 and DG2-G12


Reviewed-by: Brian Welty <brian.welty@intel.com>


> 
> Signed-off-by: Oak Zeng <oak.zeng@intel.com>
> ---
>   drivers/gpu/drm/xe/Makefile        |  2 +-
>   drivers/gpu/drm/xe/xe_vm.c         | 13 +++++++++----
>   drivers/gpu/drm/xe/xe_wa_oob.rules |  2 ++
>   3 files changed, 12 insertions(+), 5 deletions(-)
> 
> diff --git a/drivers/gpu/drm/xe/Makefile b/drivers/gpu/drm/xe/Makefile
> index 1b59702cd9f9..c91bb7ddcf1d 100644
> --- a/drivers/gpu/drm/xe/Makefile
> +++ b/drivers/gpu/drm/xe/Makefile
> @@ -37,7 +37,7 @@ quiet_cmd_wa_oob = GEN     $(notdir $(generated_oob))
>   $(generated_oob) &: $(obj)/xe_gen_wa_oob $(srctree)/$(src)/xe_wa_oob.rules
>   	$(call cmd,wa_oob)
>   
> -$(obj)/xe_guc.o $(obj)/xe_wa.o $(obj)/xe_ring_ops.o: $(generated_oob)
> +$(obj)/xe_guc.o $(obj)/xe_wa.o $(obj)/xe_ring_ops.o $(obj)/xe_vm.o: $(generated_oob)
>   
>   # Please keep these build lists sorted!
>   
> diff --git a/drivers/gpu/drm/xe/xe_vm.c b/drivers/gpu/drm/xe/xe_vm.c
> index cb28dbc2bdbb..394bd23dc18e 100644
> --- a/drivers/gpu/drm/xe/xe_vm.c
> +++ b/drivers/gpu/drm/xe/xe_vm.c
> @@ -29,6 +29,8 @@
>   #include "xe_res_cursor.h"
>   #include "xe_sync.h"
>   #include "xe_trace.h"
> +#include "generated/xe_wa_oob.h"
> +#include "xe_wa.h"
>   
>   #define TEST_VM_ASYNC_OPS_ERROR
>   
> @@ -1982,6 +1984,13 @@ int xe_vm_create_ioctl(struct drm_device *dev, void *data,
>   	int err;
>   	u32 flags = 0;
>   
> +	if (XE_WA(xe_root_mmio_gt(xe), 14016763929))
> +		args->flags |= DRM_XE_VM_CREATE_SCRATCH_PAGE;
> +
> +	if (XE_IOCTL_DBG(xe, args->flags & DRM_XE_VM_CREATE_FAULT_MODE &&
> +			 !xe->info.supports_usm))
> +		return -EINVAL;
> +
>   	if (XE_IOCTL_DBG(xe, args->reserved[0] || args->reserved[1]))
>   		return -EINVAL;
>   
> @@ -2004,10 +2013,6 @@ int xe_vm_create_ioctl(struct drm_device *dev, void *data,
>   			 xe_device_in_fault_mode(xe)))
>   		return -EINVAL;
>   
> -	if (XE_IOCTL_DBG(xe, args->flags & DRM_XE_VM_CREATE_FAULT_MODE &&
> -			 !xe->info.supports_usm))
> -		return -EINVAL;
> -
>   	if (args->flags & DRM_XE_VM_CREATE_SCRATCH_PAGE)
>   		flags |= XE_VM_FLAG_SCRATCH_PAGE;
>   	if (args->flags & DRM_XE_VM_CREATE_COMPUTE_MODE)
> diff --git a/drivers/gpu/drm/xe/xe_wa_oob.rules b/drivers/gpu/drm/xe/xe_wa_oob.rules
> index 15c23813398a..ea90dcc933b5 100644
> --- a/drivers/gpu/drm/xe/xe_wa_oob.rules
> +++ b/drivers/gpu/drm/xe/xe_wa_oob.rules
> @@ -15,3 +15,5 @@
>   18020744125	PLATFORM(PVC)
>   1509372804	PLATFORM(PVC), GRAPHICS_STEP(A0, C0)
>   1409600907	GRAPHICS_VERSION_RANGE(1200, 1250)
> +14016763929	SUBPLATFORM(DG2, G10)
> +		SUBPLATFORM(DG2, G12)

  parent reply	other threads:[~2023-08-04 20:51 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-08-04 20:44 [Intel-xe] [PATCH] drm/xe: Implement HW workaround 14016763929 Oak Zeng
2023-08-04 20:38 ` [Intel-xe] ✓ CI.Patch_applied: success for drm/xe: Implement HW workaround 14016763929 (rev2) Patchwork
2023-08-04 20:38 ` [Intel-xe] ✗ CI.checkpatch: warning " Patchwork
2023-08-04 20:39 ` [Intel-xe] ✓ CI.KUnit: success " Patchwork
2023-08-04 20:42 ` [Intel-xe] [PATCH] drm/xe: Implement HW workaround 14016763929 Souza, Jose
2023-08-04 20:43 ` [Intel-xe] ✓ CI.Build: success for drm/xe: Implement HW workaround 14016763929 (rev2) Patchwork
2023-08-04 20:43 ` [Intel-xe] ✓ CI.Hooks: " Patchwork
2023-08-04 20:44 ` [Intel-xe] ✗ CI.checksparse: warning " Patchwork
2023-08-04 20:51 ` Welty, Brian [this message]
2023-08-04 21:18 ` [Intel-xe] ✗ CI.BAT: failure " Patchwork
  -- strict thread matches above, loose matches on Subject: below --
2023-08-03 19:01 [Intel-xe] [PATCH] drm/xe: Implement HW workaround 14016763929 Oak Zeng
2023-08-03 19:10 ` Souza, Jose
2023-08-03 19:53   ` Zeng, Oak
2023-08-04 18:29     ` Welty, Brian
2023-08-04 20:08       ` Zeng, Oak

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=f38856fa-fa4c-4b32-83a3-cf78e9a08528@intel.com \
    --to=brian.welty@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=lucas.demarchi@intel.com \
    --cc=matthew.d.roper@intel.com \
    --cc=oak.zeng@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox