Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Vodapalli, Ravi Kumar" <ravi.kumar.vodapalli@intel.com>
To: <intel-xe@lists.freedesktop.org>
Subject: Re: [PATCH v2 4/5] drm/xe: Assign GT IDs properly on multi-tile + multi-GT platforms
Date: Wed, 25 Jun 2025 17:11:27 +0530	[thread overview]
Message-ID: <f8f7f468-7fd2-4b81-9cdd-323d13dfb414@intel.com> (raw)
In-Reply-To: <20250617020906.1719276-11-matthew.d.roper@intel.com>

[-- Attachment #1: Type: text/plain, Size: 3057 bytes --]



On 6/17/2025 7:39 AM, Matt Roper wrote:
> Although "multi-tile" and "multiple GTs per tile" are mutually-exclusive
> characteristics on all of our platforms today, this may not always be
> true.  Assign GT IDs according to xe->info.max_gt_per_tile in a way that
> should work even if future platforms have different configurations.
>
> This patch should not change the behavior of current platforms; it only
> future-proofs for potential future designs.
>
> Signed-off-by: Matt Roper<matthew.d.roper@intel.com>
> ---
>   drivers/gpu/drm/xe/xe_mmio.c |  8 --------
>   drivers/gpu/drm/xe/xe_pci.c  | 14 ++++----------
>   2 files changed, 4 insertions(+), 18 deletions(-)
>
> diff --git a/drivers/gpu/drm/xe/xe_mmio.c b/drivers/gpu/drm/xe/xe_mmio.c
> index 7357458bc0d2..b65d888ee8e4 100644
> --- a/drivers/gpu/drm/xe/xe_mmio.c
> +++ b/drivers/gpu/drm/xe/xe_mmio.c
> @@ -82,14 +82,6 @@ static void mmio_multi_tile_setup(struct xe_device *xe, size_t tile_mmio_size)
>   			drm_info(&xe->drm, "tile_count: %d, reduced_tile_count %d\n",
>   				 xe->info.tile_count, tile_count);
>   			xe->info.tile_count = tile_count;
> -
> -			/*
> -			 * FIXME: Needs some work for standalone media, but
> -			 * should be impossible with multi-tile for now:
> -			 * multi-tile platform with standalone media doesn't
> -			 * exist
> -			 */
> -			xe->info.gt_count = xe->info.tile_count;
>   		}
>   	}
>   
> diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
> index a4885f64c2c4..b29252abbf3e 100644
> --- a/drivers/gpu/drm/xe/xe_pci.c
> +++ b/drivers/gpu/drm/xe/xe_pci.c
> @@ -687,10 +687,11 @@ static int xe_info_init(struct xe_device *xe,
>   	 */
>   	for_each_tile(tile, xe, id) {
>   		gt = tile->primary_gt;
> -		gt->info.id = xe->info.gt_count++;
>   		gt->info.type = XE_GT_TYPE_MAIN;
> +		gt->info.id = tile->id * xe->info.max_gt_per_tile;
why gt->info.id is equal to tile->id * xe->info.max_gt_per_tile then the 
resultant number exceeds max_gt_per_tile , i dont know whether we can 
assign gt->info.id as equal to tile->id
>   		gt->info.has_indirect_ring_state = graphics_desc->has_indirect_ring_state;
>   		gt->info.engine_mask = graphics_desc->hw_engine_mask;
> +		xe->info.gt_count++;
>   
>   		if (MEDIA_VER(xe) < 13 && media_desc)
>   			gt->info.engine_mask |= media_desc->hw_engine_mask;
> @@ -708,17 +709,10 @@ static int xe_info_init(struct xe_device *xe,
>   
>   		gt = tile->media_gt;
>   		gt->info.type = XE_GT_TYPE_MEDIA;
> +		gt->info.id = tile->id * xe->info.max_gt_per_tile + 1;
>   		gt->info.has_indirect_ring_state = media_desc->has_indirect_ring_state;
>   		gt->info.engine_mask = media_desc->hw_engine_mask;
> -
> -		/*
> -		 * FIXME: At the moment multi-tile and standalone media are
> -		 * mutually exclusive on current platforms.  We'll need to
> -		 * come up with a better way to number GTs if we ever wind
> -		 * up with platforms that support both together.
> -		 */
> -		drm_WARN_ON(&xe->drm, id != 0);
> -		gt->info.id = xe->info.gt_count++;
> +		xe->info.gt_count++;
>   	}
>   
>   	return 0;

[-- Attachment #2: Type: text/html, Size: 3865 bytes --]

  reply	other threads:[~2025-06-25 11:41 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-06-17  2:09 [PATCH v2 0/5] Future-proof for multi-tile + multi-GT cases Matt Roper
2025-06-17  2:09 ` [PATCH v2 1/5] drm/xe: Export xe_step_name for kunit tests Matt Roper
2025-06-17  2:09 ` [PATCH v2 2/5] drm/xe: Track maximum GTs per tile on a per-platform basis Matt Roper
2025-06-17  2:09 ` [PATCH v2 3/5] drm/xe/tests/pci: Ensure all platforms have a valid GT/tile count Matt Roper
2025-06-25 11:31   ` Vodapalli, Ravi Kumar
2025-06-17  2:09 ` [PATCH v2 4/5] drm/xe: Assign GT IDs properly on multi-tile + multi-GT platforms Matt Roper
2025-06-25 11:41   ` Vodapalli, Ravi Kumar [this message]
2025-06-30 16:48     ` Matt Roper
2025-06-17  2:09 ` [PATCH v2 5/5] drm/xe: Don't compare GT ID to GT count when determining valid GTs Matt Roper
2025-06-17  2:16 ` ✗ CI.checkpatch: warning for Future-proof for multi-tile + multi-GT cases (rev2) Patchwork
2025-06-17  2:17 ` ✓ CI.KUnit: success " Patchwork
2025-06-17  2:57 ` ✗ Xe.CI.BAT: failure " Patchwork
2025-06-17 12:44 ` ✗ Xe.CI.Full: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=f8f7f468-7fd2-4b81-9cdd-323d13dfb414@intel.com \
    --to=ravi.kumar.vodapalli@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox