[PATCH 0/2] drm/i915: Reduce overhead in DC3CO transitions

Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed

* [PATCH 0/2] drm/i915: Reduce overhead in DC3CO transitions
@ 2026-10-13 16:11 Dibin Moolakadan Subrahmanian
  2026-10-13 16:11 ` [PATCH 1/2] drm/i915/display: avoid logging " Dibin Moolakadan Subrahmanian
                   ` (3 more replies)
  0 siblings, 4 replies; 6+ messages in thread
From: Dibin Moolakadan Subrahmanian @ 2026-10-13 16:11 UTC (permalink / raw)
  To: intel-gfx, intel-xe; +Cc: uma.shankar, imre.deak

This series reduces logging and workqueue overhead in the display
DC3CO path, reducing latency during DC state transitions.

Dibin Moolakadan Subrahmanian (2):
  drm/i915/display: avoid logging DC3CO transitions
  drm/i915/dmc_wl: Avoid blocking on delayed wakelock release

 drivers/gpu/drm/i915/display/intel_display_power.c |  6 ++++++
 .../drm/i915/display/intel_display_power_well.c    | 14 ++++++++++++--
 drivers/gpu/drm/i915/display/intel_dmc_wl.c        |  2 +-
 3 files changed, 19 insertions(+), 3 deletions(-)

-- 
2.43.0


^ permalink raw reply	[flat|nested] 6+ messages in thread

* [PATCH 1/2] drm/i915/display: avoid logging DC3CO transitions
  2026-10-13 16:11 [PATCH 0/2] drm/i915: Reduce overhead in DC3CO transitions Dibin Moolakadan Subrahmanian
@ 2026-10-13 16:11 ` Dibin Moolakadan Subrahmanian
  2026-10-13 16:11 ` [PATCH 2/2] drm/i915/dmc_wl: Avoid blocking on delayed wakelock release Dibin Moolakadan Subrahmanian
                   ` (2 subsequent siblings)
  3 siblings, 0 replies; 6+ messages in thread
From: Dibin Moolakadan Subrahmanian @ 2026-10-13 16:11 UTC (permalink / raw)
  To: intel-gfx, intel-xe; +Cc: uma.shankar, imre.deak

DC3CO transitions can happen every frame.
Logging them floods the log and adds overhead to the flip path.

Skip logs for transitions to or from DC3CO, while retaining logs for
other DC state changes. Log DC3CO trigger changes through
intel_display_power_dc3co_update().

Signed-off-by: Dibin Moolakadan Subrahmanian <dibin.moolakadan.subrahmanian@intel.com>
---
 drivers/gpu/drm/i915/display/intel_display_power.c |  6 ++++++
 .../drm/i915/display/intel_display_power_well.c    | 14 ++++++++++++--
 2 files changed, 18 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_display_power.c b/drivers/gpu/drm/i915/display/intel_display_power.c
index 1b60ce2dd00c..53afd791381e 100644
--- a/drivers/gpu/drm/i915/display/intel_display_power.c
+++ b/drivers/gpu/drm/i915/display/intel_display_power.c
@@ -4,6 +4,7 @@
  */
 
 #include <linux/iopoll.h>
+#include <linux/string_choices.h>
 #include <linux/string_helpers.h>
 
 #include <drm/drm_print.h>
@@ -419,6 +420,11 @@ void intel_display_power_dc3co_update(struct intel_display *display, u32 trigger
 		return;
 
 	mutex_lock(&dc3co->lock);
+
+	if (dc3co->trigger != trigger)
+		drm_dbg_kms(display->drm, "DC3co allowed:%s trigger %#x -> %#x\n",
+			    str_yes_no(trigger), dc3co->trigger, trigger);
+
 	dc3co->trigger = trigger;
 	dc3co->allowed = !!trigger;
 	mutex_unlock(&dc3co->lock);
diff --git a/drivers/gpu/drm/i915/display/intel_display_power_well.c b/drivers/gpu/drm/i915/display/intel_display_power_well.c
index 233465a8306e..6d07643fc14f 100644
--- a/drivers/gpu/drm/i915/display/intel_display_power_well.c
+++ b/drivers/gpu/drm/i915/display/intel_display_power_well.c
@@ -862,8 +862,18 @@ void gen9_set_dc_state(struct intel_display *display, u32 state)
 
 	val = intel_de_read(display, DC_STATE_EN);
 	mask = gen9_dc_mask(display);
-	drm_dbg_kms(display->drm, "Setting DC state from %02x to %02x\n",
-		    val & mask, state);
+
+	/*
+	 * DC3co is entered and exited once per frame while PSR2 or panel
+	 * replay is active, so logging both transitions floods the log. The
+	 * exit additionally happens from intel_display_power_get(DC_OFF) in
+	 * the atomic commit path, before the flip has been armed, where the
+	 * printk is a measurable part of the time budget. Skip both.
+	 */
+	if ((val & mask) != DC_STATE_EN_UPTO_DC3CO &&
+	    state != DC_STATE_EN_UPTO_DC3CO)
+		drm_dbg_kms(display->drm, "Setting DC state from %02x to %02x\n",
+			    val & mask, state);
 
 	/* Check if DMC is ignoring our DC state requests */
 	if ((val & mask) != power_domains->dc_state)
-- 
2.43.0


^ permalink raw reply related	[flat|nested] 6+ messages in thread

* [PATCH 2/2] drm/i915/dmc_wl: Avoid blocking on delayed wakelock release
  2026-10-13 16:11 [PATCH 0/2] drm/i915: Reduce overhead in DC3CO transitions Dibin Moolakadan Subrahmanian
  2026-10-13 16:11 ` [PATCH 1/2] drm/i915/display: avoid logging " Dibin Moolakadan Subrahmanian
@ 2026-10-13 16:11 ` Dibin Moolakadan Subrahmanian
  2026-10-13 16:24   ` sashiko-bot
  2026-10-13 16:21 ` ✓ CI.KUnit: success for drm/i915: Reduce overhead in DC3CO transitions Patchwork
  2026-10-13 21:46 ` ✓ Xe.CI.BAT: " Patchwork
  3 siblings, 1 reply; 6+ messages in thread
From: Dibin Moolakadan Subrahmanian @ 2026-10-13 16:11 UTC (permalink / raw)
  To: intel-gfx, intel-xe; +Cc: uma.shankar, imre.deak

intel_dmc_wl_disable() flushes the pending wakelock release work,
disables the wakelock mechanism and sets wl->enabled to false.
It then clears DMC_WAKELOCK_CTL_REQ and sets wl->taken to false.

Flushing the work forces it to run immediately and waits for completion.
When the refcount is zero, the worker clears DMC_WAKELOCK_CTL_REQ and
waits for ACK to clear. This adds workqueue scheduling and ACK polling
to the DC-exit path, just before disable clears the request itself.

Since intel_dmc_wl_put() queues the release DMC_WAKELOCK_HOLD_TIME later
and the DC-exit path reaches disable well before that, the work remains
pending and is forced to run. This delays the POWER_DOMAIN_DC_OFF get
in intel_atomic_commit_tail() for the DC3CO case, where DC3CO is entered
and exited on every flip. On a 3840x2400@120 eDP panel, dropping the
forced run reduced that get by roughly 330 us.

Cancel the pending work instead, so it is dropped rather than run. Once
wl->enabled is false, subsequent puts do not queue release work.

Use the sync variant so that an already-running worker is still waited
for, as it was with the flush.

Signed-off-by: Dibin Moolakadan Subrahmanian <dibin.moolakadan.subrahmanian@intel.com>
---
 drivers/gpu/drm/i915/display/intel_dmc_wl.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/display/intel_dmc_wl.c b/drivers/gpu/drm/i915/display/intel_dmc_wl.c
index ab4e0e9573df..3eae11900978 100644
--- a/drivers/gpu/drm/i915/display/intel_dmc_wl.c
+++ b/drivers/gpu/drm/i915/display/intel_dmc_wl.c
@@ -400,7 +400,7 @@ void intel_dmc_wl_disable(struct intel_display *display)
 	if (!__intel_dmc_wl_supported(display))
 		return;

-	intel_dmc_wl_flush_release_work(display);
+	cancel_delayed_work_sync(&wl->work);

 	spin_lock_irqsave(&wl->lock, flags);

-- 
2.43.0

^ permalink raw reply related	[flat|nested] 6+ messages in thread

* Re: [PATCH 2/2] drm/i915/dmc_wl: Avoid blocking on delayed wakelock release
  2026-10-13 16:11 ` [PATCH 2/2] drm/i915/dmc_wl: Avoid blocking on delayed wakelock release Dibin Moolakadan Subrahmanian
@ 2026-10-13 16:24   ` sashiko-bot
  0 siblings, 0 replies; 6+ messages in thread
From: sashiko-bot @ 2026-10-13 16:24 UTC (permalink / raw)
  To: Dibin Moolakadan Subrahmanian, intel-gfx, intel-xe

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] drm/i915/dmc_wl: race allows delayed work execution after disable
--

commit c0608498f162e6c645a132e26ca4016580c97dce
Author: Dibin Moolakadan Subrahmanian <dibin.moolakadan.subrahmanian@intel.com>

drm/i915/dmc_wl: Avoid blocking on delayed wakelock release

This commit modifies intel_dmc_wl_disable() to cancel the pending wakelock
release work rather than flushing it. This prevents the DC-exit path from
being unnecessarily delayed by workqueue scheduling and ACK polling. It drops
the work when disabling the wakelock instead of forcing it to run.

> diff --git a/drivers/gpu/drm/i915/display/intel_dmc_wl.c b/drivers/gpu/drm/i915/display/intel_dmc_wl.c
> index ab4e0e9573dfb..3eae119009782 100644
> --- a/drivers/gpu/drm/i915/display/intel_dmc_wl.c
> +++ b/drivers/gpu/drm/i915/display/intel_dmc_wl.c
> @@ -400,7 +400,7 @@ void intel_dmc_wl_disable(struct intel_display *display)
>  	if (!__intel_dmc_wl_supported(display))
>  		return;
>  
> -	intel_dmc_wl_flush_release_work(display);
> +	cancel_delayed_work_sync(&wl->work);

[Severity: Medium]
Could this leave a stray delayed work queued after the wakelock is disabled?

Since cancel_delayed_work_sync() is called outside of wl->lock and before
wl->enabled is cleared, could a concurrent intel_dmc_wl_put() race here?

If CPU1 is in intel_dmc_wl_disable() just after cancel_delayed_work_sync(),
and CPU2 calls intel_dmc_wl_put():

CPU2 takes the lock in intel_dmc_wl_put(), sees wl->enabled is still true,
and queues the work again:

    if (refcount_dec_and_test(&wl->refcount)) {
        if (!wl->enabled)
            goto out_unlock;

        __intel_dmc_wl_release(display);
        ...

Then CPU1 would acquire the lock, disable the wakelock, and set 
wl->enabled = false, but the work has already been re-queued.

When the queued intel_dmc_wl_work() executes later, it checks if refcount is
non-zero but doesn't check wl->enabled. It would then poll for
DMC_WAKELOCK_CTL_ACK and trigger the "DMC wakelock release timed out"
WARN_RATELIMIT since the wakelock was already disabled.

>  
>  	spin_lock_irqsave(&wl->lock, flags);
>

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261013161131.2572279-4-dibin.moolakadan.subrahmanian@intel.com?part=2

^ permalink raw reply	[flat|nested] 6+ messages in thread

* ✓ CI.KUnit: success for drm/i915: Reduce overhead in DC3CO transitions
  2026-10-13 16:11 [PATCH 0/2] drm/i915: Reduce overhead in DC3CO transitions Dibin Moolakadan Subrahmanian
  2026-10-13 16:11 ` [PATCH 1/2] drm/i915/display: avoid logging " Dibin Moolakadan Subrahmanian
  2026-10-13 16:11 ` [PATCH 2/2] drm/i915/dmc_wl: Avoid blocking on delayed wakelock release Dibin Moolakadan Subrahmanian
@ 2026-10-13 16:21 ` Patchwork
  2026-10-13 21:46 ` ✓ Xe.CI.BAT: " Patchwork
  3 siblings, 0 replies; 6+ messages in thread
From: Patchwork @ 2026-10-13 16:21 UTC (permalink / raw)
  To: Dibin Moolakadan Subrahmanian; +Cc: intel-xe

== Series Details ==

Series: drm/i915: Reduce overhead in DC3CO transitions
URL   : https://patchwork.freedesktop.org/series/176062/
State : success

== Summary ==

+ trap cleanup EXIT
+ kunitconfigs=('/kernel/drivers/gpu/tests/.kunitconfig' '/kernel/drivers/gpu/drm/xe/.kunitconfig' '/kernel/drivers/gpu/drm/tests/.kunitconfig' '/kernel/drivers/gpu/drm/ttm/tests/.kunitconfig' '/kernel/drivers/dma-buf/.kunitconfig')
+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/tests/.kunitconfig
[16:19:54] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[16:19:58] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[16:20:19] Starting KUnit Kernel (1/1)...
[16:20:19] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[16:20:19] ================= gpu_buddy (14 subtests) ==================
[16:20:19] [PASSED] gpu_test_buddy_alloc_limit
[16:20:19] [PASSED] gpu_test_buddy_alloc_optimistic
[16:20:19] [PASSED] gpu_test_buddy_alloc_pessimistic
[16:20:19] [PASSED] gpu_test_buddy_alloc_pathological
[16:20:19] [PASSED] gpu_test_buddy_alloc_contiguous
[16:20:19] [PASSED] gpu_test_buddy_alloc_clear
[16:20:19] [PASSED] gpu_test_buddy_alloc_range
[16:20:19] [PASSED] gpu_test_buddy_alloc_range_bias
[16:20:20] [PASSED] gpu_test_buddy_fragmentation_performance
[16:20:21] [PASSED] gpu_test_buddy_dirty_tracker_performance
[16:20:21] [PASSED] gpu_test_buddy_alloc_exceeds_max_order
[16:20:21] [PASSED] gpu_test_buddy_offset_aligned_allocation
[16:20:21] [PASSED] gpu_test_buddy_subtree_offset_alignment_stress
[16:20:21] [PASSED] gpu_test_buddy_addr_to_block
[16:20:21] ==================== [PASSED] gpu_buddy ====================
[16:20:21] ============================================================
[16:20:21] Testing complete. Ran 14 tests: passed: 14
[16:20:21] Elapsed time: 26.674s total, 4.451s configuring, 20.305s building, 1.868s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/xe/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[16:20:21] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[16:20:23] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[16:20:56] Starting KUnit Kernel (1/1)...
[16:20:56] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[16:20:56] ================== guc_buf (11 subtests) ===================
[16:20:56] [PASSED] test_smallest
[16:20:56] [PASSED] test_largest
[16:20:56] [PASSED] test_granular
[16:20:56] [PASSED] test_unique
[16:20:56] [PASSED] test_overlap
[16:20:56] [PASSED] test_reusable
[16:20:56] [PASSED] test_too_big
[16:20:56] [PASSED] test_flush
[16:20:56] [PASSED] test_lookup
[16:20:56] [PASSED] test_data
[16:20:56] [PASSED] test_class
[16:20:56] ===================== [PASSED] guc_buf =====================
[16:20:56] =================== guc_dbm (7 subtests) ===================
[16:20:56] [PASSED] test_empty
[16:20:56] [PASSED] test_default
[16:20:56] ======================== test_size  ========================
[16:20:56] [PASSED] 4
[16:20:56] [PASSED] 8
[16:20:56] [PASSED] 32
[16:20:56] [PASSED] 256
[16:20:56] ==================== [PASSED] test_size ====================
[16:20:56] ======================= test_reuse  ========================
[16:20:56] [PASSED] 4
[16:20:56] [PASSED] 8
[16:20:56] [PASSED] 32
[16:20:56] [PASSED] 256
[16:20:56] =================== [PASSED] test_reuse ====================
[16:20:56] =================== test_range_overlap  ====================
[16:20:56] [PASSED] 4
[16:20:56] [PASSED] 8
[16:20:56] [PASSED] 32
[16:20:56] [PASSED] 256
[16:20:56] =============== [PASSED] test_range_overlap ================
[16:20:56] =================== test_range_compact  ====================
[16:20:56] [PASSED] 4
[16:20:56] [PASSED] 8
[16:20:56] [PASSED] 32
[16:20:56] [PASSED] 256
[16:20:56] =============== [PASSED] test_range_compact ================
[16:20:56] ==================== test_range_spare  =====================
[16:20:56] [PASSED] 4
[16:20:56] [PASSED] 8
[16:20:56] [PASSED] 32
[16:20:56] [PASSED] 256
[16:20:56] ================ [PASSED] test_range_spare =================
[16:20:56] ===================== [PASSED] guc_dbm =====================
[16:20:56] =================== guc_idm (6 subtests) ===================
[16:20:56] [PASSED] bad_init
[16:20:56] [PASSED] no_init
[16:20:56] [PASSED] init_fini
[16:20:56] [PASSED] check_used
[16:20:56] [PASSED] check_quota
[16:20:56] [PASSED] check_all
[16:20:56] ===================== [PASSED] guc_idm =====================
[16:20:56] ============== guc_klv_helpers (13 subtests) ===============
[16:20:56] [PASSED] test_count
[16:20:56] [PASSED] test_encode_u32
[16:20:56] [PASSED] test_encode_u64
[16:20:56] [PASSED] test_encode_string
[16:20:57] [PASSED] test_encode_object_raw
[16:20:57] [PASSED] test_encode_object_klv
[16:20:57] [PASSED] test_encode_object_nested
[16:20:57] [PASSED] test_encode_object_basic
[16:20:57] ===================== test_decode_u16  =====================
[16:20:57] [PASSED] empty
[16:20:57] [PASSED] valid
[16:20:57] [PASSED] max
[16:20:57] [PASSED] big
[16:20:57] [PASSED] long
[16:20:57] ================= [PASSED] test_decode_u16 =================
[16:20:57] ===================== test_decode_u32  =====================
[16:20:57] [PASSED] empty
[16:20:57] [PASSED] valid
[16:20:57] [PASSED] max
[16:20:57] [PASSED] long
[16:20:57] ================= [PASSED] test_decode_u32 =================
[16:20:57] ===================== test_decode_u64  =====================
[16:20:57] [PASSED] empty
[16:20:57] [PASSED] short
[16:20:57] [PASSED] valid
[16:20:57] [PASSED] max
[16:20:57] [PASSED] long
[16:20:57] ================= [PASSED] test_decode_u64 =================
[16:20:57] ===================== test_decode_str  =====================
[16:20:57] [PASSED] empty
[16:20:57] [PASSED] one
[16:20:57] [PASSED] one_trash
[16:20:57] [PASSED] two
[16:20:57] [PASSED] two_trash
[16:20:57] [PASSED] three
[16:20:57] [PASSED] dword
[16:20:57] [PASSED] four
[16:20:57] [PASSED] five
[16:20:57] [PASSED] six
[16:20:57] [PASSED] seven
[16:20:57] [PASSED] qword
[16:20:57] ================= [PASSED] test_decode_str =================
[16:20:57] [PASSED] test_print
[16:20:57] ================= [PASSED] guc_klv_helpers =================
[16:20:57] =================== xe_log (4 subtests) ====================
[16:20:57] [PASSED] demo_cper
[16:20:57] [PASSED] demo_dmesg
[16:20:57] ======================= test_dmesg  ========================
[16:20:57] [PASSED] test_fatal
[16:20:57] [PASSED] test_fatal_tile
[16:20:57] [PASSED] test_fatal_gt
[16:20:57] [PASSED] test_fatal_comp
[16:20:57] [PASSED] test_fatal_comp_tile
[16:20:57] [PASSED] test_fatal_comp_gt
[16:20:57] [PASSED] test_fatal_all
[16:20:57] [PASSED] test_recoverable
[16:20:57] [PASSED] test_recoverable_tile
[16:20:57] [PASSED] test_recoverable_gt
[16:20:57] [PASSED] test_recoverable_comp
[16:20:57] [PASSED] test_recoverable_comp_tile
[16:20:57] [PASSED] test_recoverable_comp_gt
[16:20:57] [PASSED] test_recoverable_all
[16:20:57] [PASSED] test_info
[16:20:57] [PASSED] test_info_tile
[16:20:57] [PASSED] test_info_gt
[16:20:57] [PASSED] test_info_err
[16:20:57] [PASSED] test_info_comp
[16:20:57] [PASSED] test_info_comp_tile
[16:20:57] [PASSED] test_info_comp_gt
[16:20:57] [PASSED] test_info_all
[16:20:57] [PASSED] test_hw_fatal
[16:20:57] [PASSED] test_hw_recoverable
[16:20:57] [PASSED] test_hw_corrected
[16:20:57] [PASSED] test_hw_informational
[16:20:57] =================== [PASSED] test_dmesg ====================
[16:20:57] ====================== test_invalid  =======================
[16:20:57] [SKIPPED] no-component no-location no-warn (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] reserved location (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] unknown location (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] nonzero-device-id location (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] invalid-tile-id location (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] invalid-gt-id location (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] unknown component class (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] unknown system component (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] unknown hardware component (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] [SKIPPED] unknown component and location (requires CONFIG_DRM_XE_DEBUG)
[16:20:57] ================== [SKIPPED] test_invalid ==================
[16:20:57] ===================== [PASSED] xe_log ======================
[16:20:57] ================== no_relay (3 subtests) ===================
[16:20:57] [PASSED] xe_drops_guc2pf_if_not_ready
[16:20:57] [PASSED] xe_drops_guc2vf_if_not_ready
[16:20:57] [PASSED] xe_rejects_send_if_not_ready
[16:20:57] ==================== [PASSED] no_relay =====================
[16:20:57] ================== pf_relay (14 subtests) ==================
[16:20:57] [PASSED] pf_rejects_guc2pf_too_short
[16:20:57] [PASSED] pf_rejects_guc2pf_too_long
[16:20:57] [PASSED] pf_rejects_guc2pf_no_payload
[16:20:57] [PASSED] pf_fails_no_payload
[16:20:57] [PASSED] pf_fails_bad_origin
[16:20:57] [PASSED] pf_fails_bad_type
[16:20:57] [PASSED] pf_txn_reports_error
[16:20:57] [PASSED] pf_txn_sends_pf2guc
[16:20:57] [PASSED] pf_sends_pf2guc
[16:20:57] [SKIPPED] pf_loopback_nop (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[16:20:57] [SKIPPED] pf_loopback_echo (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[16:20:57] [SKIPPED] pf_loopback_fail (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[16:20:57] [SKIPPED] pf_loopback_busy (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[16:20:57] [SKIPPED] pf_loopback_retry (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[16:20:57] ==================== [PASSED] pf_relay =====================
[16:20:57] ================== vf_relay (3 subtests) ===================
[16:20:57] [PASSED] vf_rejects_guc2vf_too_short
[16:20:57] [PASSED] vf_rejects_guc2vf_too_long
[16:20:57] [PASSED] vf_rejects_guc2vf_no_payload
[16:20:57] ==================== [PASSED] vf_relay =====================
[16:20:57] ================ pf_gt_config (9 subtests) =================
[16:20:57] [PASSED] fair_contexts_1vf
[16:20:57] [PASSED] fair_doorbells_1vf
[16:20:57] [PASSED] fair_ggtt_1vf
[16:20:57] ====================== fair_vram_1vf  ======================
[16:20:57] [PASSED] 3.50 GiB
[16:20:57] [PASSED] 11.5 GiB
[16:20:57] [PASSED] 15.5 GiB
[16:20:57] [PASSED] 31.5 GiB
[16:20:57] [PASSED] 63.5 GiB
[16:20:57] [PASSED] 1.91 GiB
[16:20:57] ================== [PASSED] fair_vram_1vf ==================
[16:20:57] ================ fair_vram_1vf_admin_only  =================
[16:20:57] [PASSED] 3.50 GiB
[16:20:57] [PASSED] 11.5 GiB
[16:20:57] [PASSED] 15.5 GiB
[16:20:57] [PASSED] 31.5 GiB
[16:20:57] [PASSED] 63.5 GiB
[16:20:57] [PASSED] 1.91 GiB
[16:20:57] ============ [PASSED] fair_vram_1vf_admin_only =============
[16:20:57] ====================== fair_contexts  ======================
[16:20:57] [PASSED] 1 VF
[16:20:57] [PASSED] 2 VFs
[16:20:57] [PASSED] 3 VFs
[16:20:57] [PASSED] 4 VFs
[16:20:57] [PASSED] 5 VFs
[16:20:57] [PASSED] 6 VFs
[16:20:57] [PASSED] 7 VFs
[16:20:57] [PASSED] 8 VFs
[16:20:57] [PASSED] 9 VFs
[16:20:57] [PASSED] 10 VFs
[16:20:57] [PASSED] 11 VFs
[16:20:57] [PASSED] 12 VFs
[16:20:57] [PASSED] 13 VFs
[16:20:57] [PASSED] 14 VFs
[16:20:57] [PASSED] 15 VFs
[16:20:57] [PASSED] 16 VFs
[16:20:57] [PASSED] 17 VFs
[16:20:57] [PASSED] 18 VFs
[16:20:57] [PASSED] 19 VFs
[16:20:57] [PASSED] 20 VFs
[16:20:57] [PASSED] 21 VFs
[16:20:57] [PASSED] 22 VFs
[16:20:57] [PASSED] 23 VFs
[16:20:57] [PASSED] 24 VFs
[16:20:57] [PASSED] 25 VFs
[16:20:57] [PASSED] 26 VFs
[16:20:57] [PASSED] 27 VFs
[16:20:57] [PASSED] 28 VFs
[16:20:57] [PASSED] 29 VFs
[16:20:57] [PASSED] 30 VFs
[16:20:57] [PASSED] 31 VFs
[16:20:57] [PASSED] 32 VFs
[16:20:57] [PASSED] 33 VFs
[16:20:57] [PASSED] 34 VFs
[16:20:57] [PASSED] 35 VFs
[16:20:57] [PASSED] 36 VFs
[16:20:57] [PASSED] 37 VFs
[16:20:57] [PASSED] 38 VFs
[16:20:57] [PASSED] 39 VFs
[16:20:57] [PASSED] 40 VFs
[16:20:57] [PASSED] 41 VFs
[16:20:57] [PASSED] 42 VFs
[16:20:57] [PASSED] 43 VFs
[16:20:57] [PASSED] 44 VFs
[16:20:57] [PASSED] 45 VFs
[16:20:57] [PASSED] 46 VFs
[16:20:57] [PASSED] 47 VFs
[16:20:57] [PASSED] 48 VFs
[16:20:57] [PASSED] 49 VFs
[16:20:57] [PASSED] 50 VFs
[16:20:57] [PASSED] 51 VFs
[16:20:57] [PASSED] 52 VFs
[16:20:57] [PASSED] 53 VFs
[16:20:57] [PASSED] 54 VFs
[16:20:57] [PASSED] 55 VFs
[16:20:57] [PASSED] 56 VFs
[16:20:57] [PASSED] 57 VFs
[16:20:57] [PASSED] 58 VFs
[16:20:57] [PASSED] 59 VFs
[16:20:57] [PASSED] 60 VFs
[16:20:57] [PASSED] 61 VFs
[16:20:57] [PASSED] 62 VFs
[16:20:57] [PASSED] 63 VFs
[16:20:57] ================== [PASSED] fair_contexts ==================
[16:20:57] ===================== fair_doorbells  ======================
[16:20:57] [PASSED] 1 VF
[16:20:57] [PASSED] 2 VFs
[16:20:57] [PASSED] 3 VFs
[16:20:57] [PASSED] 4 VFs
[16:20:57] [PASSED] 5 VFs
[16:20:57] [PASSED] 6 VFs
[16:20:57] [PASSED] 7 VFs
[16:20:57] [PASSED] 8 VFs
[16:20:57] [PASSED] 9 VFs
[16:20:57] [PASSED] 10 VFs
[16:20:57] [PASSED] 11 VFs
[16:20:57] [PASSED] 12 VFs
[16:20:57] [PASSED] 13 VFs
[16:20:57] [PASSED] 14 VFs
[16:20:57] [PASSED] 15 VFs
[16:20:57] [PASSED] 16 VFs
[16:20:57] [PASSED] 17 VFs
[16:20:57] [PASSED] 18 VFs
[16:20:57] [PASSED] 19 VFs
[16:20:57] [PASSED] 20 VFs
[16:20:57] [PASSED] 21 VFs
[16:20:57] [PASSED] 22 VFs
[16:20:57] [PASSED] 23 VFs
[16:20:57] [PASSED] 24 VFs
[16:20:57] [PASSED] 25 VFs
[16:20:57] [PASSED] 26 VFs
[16:20:57] [PASSED] 27 VFs
[16:20:57] [PASSED] 28 VFs
[16:20:57] [PASSED] 29 VFs
[16:20:57] [PASSED] 30 VFs
[16:20:57] [PASSED] 31 VFs
[16:20:57] [PASSED] 32 VFs
[16:20:57] [PASSED] 33 VFs
[16:20:57] [PASSED] 34 VFs
[16:20:57] [PASSED] 35 VFs
[16:20:57] [PASSED] 36 VFs
[16:20:57] [PASSED] 37 VFs
[16:20:57] [PASSED] 38 VFs
[16:20:57] [PASSED] 39 VFs
[16:20:57] [PASSED] 40 VFs
[16:20:57] [PASSED] 41 VFs
[16:20:57] [PASSED] 42 VFs
[16:20:57] [PASSED] 43 VFs
[16:20:57] [PASSED] 44 VFs
[16:20:57] [PASSED] 45 VFs
[16:20:57] [PASSED] 46 VFs
[16:20:57] [PASSED] 47 VFs
[16:20:57] [PASSED] 48 VFs
[16:20:57] [PASSED] 49 VFs
[16:20:57] [PASSED] 50 VFs
[16:20:57] [PASSED] 51 VFs
[16:20:57] [PASSED] 52 VFs
[16:20:57] [PASSED] 53 VFs
[16:20:57] [PASSED] 54 VFs
[16:20:57] [PASSED] 55 VFs
[16:20:57] [PASSED] 56 VFs
[16:20:57] [PASSED] 57 VFs
[16:20:57] [PASSED] 58 VFs
[16:20:57] [PASSED] 59 VFs
[16:20:57] [PASSED] 60 VFs
[16:20:57] [PASSED] 61 VFs
[16:20:57] [PASSED] 62 VFs
[16:20:57] [PASSED] 63 VFs
[16:20:57] ================= [PASSED] fair_doorbells ==================
[16:20:57] ======================== fair_ggtt  ========================
[16:20:57] [PASSED] 1 VF
[16:20:57] [PASSED] 2 VFs
[16:20:57] [PASSED] 3 VFs
[16:20:57] [PASSED] 4 VFs
[16:20:57] [PASSED] 5 VFs
[16:20:57] [PASSED] 6 VFs
[16:20:57] [PASSED] 7 VFs
[16:20:57] [PASSED] 8 VFs
[16:20:57] [PASSED] 9 VFs
[16:20:57] [PASSED] 10 VFs
[16:20:57] [PASSED] 11 VFs
[16:20:57] [PASSED] 12 VFs
[16:20:57] [PASSED] 13 VFs
[16:20:57] [PASSED] 14 VFs
[16:20:57] [PASSED] 15 VFs
[16:20:57] [PASSED] 16 VFs
[16:20:57] [PASSED] 17 VFs
[16:20:57] [PASSED] 18 VFs
[16:20:57] [PASSED] 19 VFs
[16:20:57] [PASSED] 20 VFs
[16:20:57] [PASSED] 21 VFs
[16:20:57] [PASSED] 22 VFs
[16:20:57] [PASSED] 23 VFs
[16:20:57] [PASSED] 24 VFs
[16:20:57] [PASSED] 25 VFs
[16:20:57] [PASSED] 26 VFs
[16:20:57] [PASSED] 27 VFs
[16:20:57] [PASSED] 28 VFs
[16:20:57] [PASSED] 29 VFs
[16:20:57] [PASSED] 30 VFs
[16:20:57] [PASSED] 31 VFs
[16:20:57] [PASSED] 32 VFs
[16:20:57] [PASSED] 33 VFs
[16:20:57] [PASSED] 34 VFs
[16:20:57] [PASSED] 35 VFs
[16:20:57] [PASSED] 36 VFs
[16:20:57] [PASSED] 37 VFs
[16:20:57] [PASSED] 38 VFs
[16:20:57] [PASSED] 39 VFs
[16:20:57] [PASSED] 40 VFs
[16:20:57] [PASSED] 41 VFs
[16:20:57] [PASSED] 42 VFs
[16:20:57] [PASSED] 43 VFs
[16:20:57] [PASSED] 44 VFs
[16:20:57] [PASSED] 45 VFs
[16:20:57] [PASSED] 46 VFs
[16:20:57] [PASSED] 47 VFs
[16:20:57] [PASSED] 48 VFs
[16:20:57] [PASSED] 49 VFs
[16:20:57] [PASSED] 50 VFs
[16:20:57] [PASSED] 51 VFs
[16:20:57] [PASSED] 52 VFs
[16:20:57] [PASSED] 53 VFs
[16:20:57] [PASSED] 54 VFs
[16:20:57] [PASSED] 55 VFs
[16:20:57] [PASSED] 56 VFs
[16:20:57] [PASSED] 57 VFs
[16:20:57] [PASSED] 58 VFs
[16:20:57] [PASSED] 59 VFs
[16:20:57] [PASSED] 60 VFs
[16:20:57] [PASSED] 61 VFs
[16:20:57] [PASSED] 62 VFs
[16:20:57] [PASSED] 63 VFs
[16:20:57] ==================== [PASSED] fair_ggtt ====================
[16:20:57] ======================== fair_vram  ========================
[16:20:57] [PASSED] 1 VF
[16:20:57] [PASSED] 2 VFs
[16:20:57] [PASSED] 3 VFs
[16:20:57] [PASSED] 4 VFs
[16:20:57] [PASSED] 5 VFs
[16:20:57] [PASSED] 6 VFs
[16:20:57] [PASSED] 7 VFs
[16:20:57] [PASSED] 8 VFs
[16:20:57] [PASSED] 9 VFs
[16:20:57] [PASSED] 10 VFs
[16:20:57] [PASSED] 11 VFs
[16:20:57] [PASSED] 12 VFs
[16:20:57] [PASSED] 13 VFs
[16:20:57] [PASSED] 14 VFs
[16:20:57] [PASSED] 15 VFs
[16:20:57] [PASSED] 16 VFs
[16:20:57] [PASSED] 17 VFs
[16:20:57] [PASSED] 18 VFs
[16:20:57] [PASSED] 19 VFs
[16:20:57] [PASSED] 20 VFs
[16:20:57] [PASSED] 21 VFs
[16:20:57] [PASSED] 22 VFs
[16:20:57] [PASSED] 23 VFs
[16:20:57] [PASSED] 24 VFs
[16:20:57] [PASSED] 25 VFs
[16:20:57] [PASSED] 26 VFs
[16:20:57] [PASSED] 27 VFs
[16:20:57] [PASSED] 28 VFs
[16:20:57] [PASSED] 29 VFs
[16:20:57] [PASSED] 30 VFs
[16:20:57] [PASSED] 31 VFs
[16:20:57] [PASSED] 32 VFs
[16:20:57] [PASSED] 33 VFs
[16:20:57] [PASSED] 34 VFs
[16:20:57] [PASSED] 35 VFs
[16:20:57] [PASSED] 36 VFs
[16:20:57] [PASSED] 37 VFs
[16:20:57] [PASSED] 38 VFs
[16:20:57] [PASSED] 39 VFs
[16:20:57] [PASSED] 40 VFs
[16:20:57] [PASSED] 41 VFs
[16:20:57] [PASSED] 42 VFs
[16:20:57] [PASSED] 43 VFs
[16:20:57] [PASSED] 44 VFs
[16:20:57] [PASSED] 45 VFs
[16:20:57] [PASSED] 46 VFs
[16:20:57] [PASSED] 47 VFs
[16:20:57] [PASSED] 48 VFs
[16:20:57] [PASSED] 49 VFs
[16:20:57] [PASSED] 50 VFs
[16:20:57] [PASSED] 51 VFs
[16:20:57] [PASSED] 52 VFs
[16:20:57] [PASSED] 53 VFs
[16:20:57] [PASSED] 54 VFs
[16:20:57] [PASSED] 55 VFs
[16:20:57] [PASSED] 56 VFs
[16:20:57] [PASSED] 57 VFs
[16:20:57] [PASSED] 58 VFs
[16:20:57] [PASSED] 59 VFs
[16:20:57] [PASSED] 60 VFs
[16:20:57] [PASSED] 61 VFs
[16:20:57] [PASSED] 62 VFs
[16:20:57] [PASSED] 63 VFs
[16:20:57] ==================== [PASSED] fair_vram ====================
[16:20:57] ================== [PASSED] pf_gt_config ===================
[16:20:57] ===================== lmtt (1 subtest) =====================
[16:20:57] ======================== test_ops  =========================
[16:20:57] [PASSED] 2-level
[16:20:57] [PASSED] multi-level
[16:20:57] ==================== [PASSED] test_ops =====================
[16:20:57] ====================== [PASSED] lmtt =======================
[16:20:57] ================= sriov_packet (1 subtest) =================
[16:20:57] [PASSED] test_descriptor_init
[16:20:57] ================== [PASSED] sriov_packet ===================
[16:20:57] ================= pf_service (11 subtests) =================
[16:20:57] [PASSED] pf_negotiate_any
[16:20:57] [PASSED] pf_negotiate_base_match
[16:20:57] [PASSED] pf_negotiate_base_newer
[16:20:57] [PASSED] pf_negotiate_base_next
[16:20:57] [SKIPPED] pf_negotiate_base_older (no older minor)
[16:20:57] [PASSED] pf_negotiate_base_prev
[16:20:57] [PASSED] pf_negotiate_latest_match
[16:20:57] [PASSED] pf_negotiate_latest_newer
[16:20:57] [PASSED] pf_negotiate_latest_next
[16:20:57] [SKIPPED] pf_negotiate_latest_older (no older minor)
[16:20:57] [SKIPPED] pf_negotiate_latest_prev (no prev major)
[16:20:57] =================== [PASSED] pf_service ====================
[16:20:57] ================= xe_guc_g2g (2 subtests) ==================
[16:20:57] ============== xe_live_guc_g2g_kunit_default  ==============
[16:20:57] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[16:20:57] ============== xe_live_guc_g2g_kunit_allmem  ===============
[16:20:57] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[16:20:57] =================== [SKIPPED] xe_guc_g2g ===================
[16:20:57] =================== xe_mocs (2 subtests) ===================
[16:20:57] ================ xe_live_mocs_kernel_kunit  ================
[16:20:57] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[16:20:57] ================ xe_live_mocs_reset_kunit  =================
[16:20:57] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[16:20:57] ==================== [SKIPPED] xe_mocs =====================
[16:20:57] ================= xe_migrate (2 subtests) ==================
[16:20:57] ================= xe_migrate_sanity_kunit  =================
[16:20:57] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[16:20:57] ================== xe_validate_ccs_kunit  ==================
[16:20:57] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[16:20:57] =================== [SKIPPED] xe_migrate ===================
[16:20:57] ================== xe_dma_buf (1 subtest) ==================
[16:20:57] ==================== xe_dma_buf_kunit  =====================
[16:20:57] ================ [SKIPPED] xe_dma_buf_kunit ================
[16:20:57] =================== [SKIPPED] xe_dma_buf ===================
[16:20:57] ================= xe_bo_shrink (1 subtest) =================
[16:20:57] =================== xe_bo_shrink_kunit  ====================
[16:20:57] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[16:20:57] ================== [SKIPPED] xe_bo_shrink ==================
[16:20:57] ==================== xe_bo (2 subtests) ====================
[16:20:57] ================== xe_ccs_migrate_kunit  ===================
[16:20:57] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[16:20:57] ==================== xe_bo_evict_kunit  ====================
[16:20:57] =============== [SKIPPED] xe_bo_evict_kunit ================
[16:20:57] ===================== [SKIPPED] xe_bo ======================
[16:20:57] =================== xe_any (9 subtests) ====================
[16:20:57] [PASSED] test_to_xe
[16:20:57] [PASSED] test_to_dev
[16:20:57] [PASSED] test_to_pdev
[16:20:57] [PASSED] test_to_drm
[16:20:57] [PASSED] test_if_pdev
[16:20:57] [PASSED] test_if_xe
[16:20:57] [PASSED] test_if_tile
[16:20:57] [PASSED] test_if_gt
[16:20:57] [PASSED] test_to_id
[16:20:57] ===================== [PASSED] xe_any ======================
[16:20:57] ==================== args (13 subtests) ====================
[16:20:57] [PASSED] count_args_test
[16:20:57] [PASSED] call_args_example
[16:20:57] [PASSED] call_args_test
[16:20:57] [PASSED] drop_first_arg_example
[16:20:57] [PASSED] drop_first_arg_test
[16:20:57] [PASSED] first_arg_example
[16:20:57] [PASSED] first_arg_test
[16:20:57] [PASSED] last_arg_example
[16:20:57] [PASSED] last_arg_test
[16:20:57] [PASSED] pick_arg_example
[16:20:57] [PASSED] if_args_example
[16:20:57] [PASSED] if_args_test
[16:20:57] [PASSED] sep_comma_example
[16:20:57] ====================== [PASSED] args =======================
[16:20:57] =================== xe_pci (3 subtests) ====================
[16:20:57] ==================== check_graphics_ip  ====================
[16:20:57] [PASSED] 12.00 Xe_LP
[16:20:57] [PASSED] 12.10 Xe_LP+
[16:20:57] [PASSED] 12.55 Xe_HPG
[16:20:57] [PASSED] 12.60 Xe_HPC
[16:20:57] [PASSED] 12.70 Xe_LPG
[16:20:57] [PASSED] 12.71 Xe_LPG
[16:20:57] [PASSED] 12.74 Xe_LPG+
[16:20:57] [PASSED] 20.01 Xe2_HPG
[16:20:57] [PASSED] 20.02 Xe2_HPG
[16:20:57] [PASSED] 20.04 Xe2_LPG
[16:20:57] [PASSED] 30.00 Xe3_LPG
[16:20:57] [PASSED] 30.01 Xe3_LPG
[16:20:57] [PASSED] 30.03 Xe3_LPG
[16:20:57] [PASSED] 30.04 Xe3_LPG
[16:20:57] [PASSED] 30.05 Xe3_LPG
[16:20:57] [PASSED] 35.10 Xe3p_LPG
[16:20:57] [PASSED] 35.11 Xe3p_XPC
[16:20:57] ================ [PASSED] check_graphics_ip ================
[16:20:57] ===================== check_media_ip  ======================
[16:20:57] [PASSED] 12.00 Xe_M
[16:20:57] [PASSED] 12.55 Xe_HPM
[16:20:57] [PASSED] 13.00 Xe_LPM+
[16:20:57] [PASSED] 13.01 Xe2_HPM
[16:20:57] [PASSED] 20.00 Xe2_LPM
[16:20:57] [PASSED] 30.00 Xe3_LPM
[16:20:57] [PASSED] 30.02 Xe3_LPM
[16:20:57] [PASSED] 35.00 Xe3p_LPM
[16:20:57] [PASSED] 35.03 Xe3p_HPM
[16:20:57] ================= [PASSED] check_media_ip ==================
[16:20:57] =================== check_platform_desc  ===================
[16:20:57] [PASSED] 0x9A60 (TIGERLAKE)
[16:20:57] [PASSED] 0x9A68 (TIGERLAKE)
[16:20:57] [PASSED] 0x9A70 (TIGERLAKE)
[16:20:57] [PASSED] 0x9A40 (TIGERLAKE)
[16:20:57] [PASSED] 0x9A49 (TIGERLAKE)
[16:20:57] [PASSED] 0x9A59 (TIGERLAKE)
[16:20:57] [PASSED] 0x9A78 (TIGERLAKE)
[16:20:57] [PASSED] 0x9AC0 (TIGERLAKE)
[16:20:57] [PASSED] 0x9AC9 (TIGERLAKE)
[16:20:57] [PASSED] 0x9AD9 (TIGERLAKE)
[16:20:57] [PASSED] 0x9AF8 (TIGERLAKE)
[16:20:57] [PASSED] 0x4C80 (ROCKETLAKE)
[16:20:57] [PASSED] 0x4C8A (ROCKETLAKE)
[16:20:57] [PASSED] 0x4C8B (ROCKETLAKE)
[16:20:57] [PASSED] 0x4C8C (ROCKETLAKE)
[16:20:57] [PASSED] 0x4C90 (ROCKETLAKE)
[16:20:57] [PASSED] 0x4C9A (ROCKETLAKE)
[16:20:57] [PASSED] 0x4680 (ALDERLAKE_S)
[16:20:57] [PASSED] 0x4682 (ALDERLAKE_S)
[16:20:57] [PASSED] 0x4688 (ALDERLAKE_S)
[16:20:57] [PASSED] 0x468A (ALDERLAKE_S)
[16:20:57] [PASSED] 0x468B (ALDERLAKE_S)
[16:20:57] [PASSED] 0x4690 (ALDERLAKE_S)
[16:20:57] [PASSED] 0x4692 (ALDERLAKE_S)
[16:20:57] [PASSED] 0x4693 (ALDERLAKE_S)
[16:20:57] [PASSED] 0x46A0 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46A1 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46A2 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46A3 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46A6 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46A8 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46AA (ALDERLAKE_P)
[16:20:57] [PASSED] 0x462A (ALDERLAKE_P)
[16:20:57] [PASSED] 0x4626 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x4628 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46B0 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46B1 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46B2 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46B3 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46C0 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46C1 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46C2 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46C3 (ALDERLAKE_P)
[16:20:57] [PASSED] 0x46D0 (ALDERLAKE_N)
[16:20:57] [PASSED] 0x46D1 (ALDERLAKE_N)
[16:20:57] [PASSED] 0x46D2 (ALDERLAKE_N)
[16:20:57] [PASSED] 0x46D3 (ALDERLAKE_N)
[16:20:57] [PASSED] 0x46D4 (ALDERLAKE_N)
[16:20:57] [PASSED] 0xA721 (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7A1 (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7A9 (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7AC (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7AD (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA720 (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7A0 (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7A8 (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7AA (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA7AB (ALDERLAKE_P)
[16:20:57] [PASSED] 0xA780 (ALDERLAKE_S)
[16:20:57] [PASSED] 0xA781 (ALDERLAKE_S)
[16:20:57] [PASSED] 0xA782 (ALDERLAKE_S)
[16:20:57] [PASSED] 0xA783 (ALDERLAKE_S)
[16:20:57] [PASSED] 0xA788 (ALDERLAKE_S)
[16:20:57] [PASSED] 0xA789 (ALDERLAKE_S)
[16:20:57] [PASSED] 0xA78A (ALDERLAKE_S)
[16:20:57] [PASSED] 0xA78B (ALDERLAKE_S)
[16:20:57] [PASSED] 0x4905 (DG1)
[16:20:57] [PASSED] 0x4906 (DG1)
[16:20:57] [PASSED] 0x4907 (DG1)
[16:20:57] [PASSED] 0x4908 (DG1)
[16:20:57] [PASSED] 0x4909 (DG1)
[16:20:57] [PASSED] 0x56C0 (DG2)
[16:20:57] [PASSED] 0x56C2 (DG2)
[16:20:57] [PASSED] 0x56C1 (DG2)
[16:20:57] [PASSED] 0x7D51 (METEORLAKE)
[16:20:57] [PASSED] 0x7DD1 (METEORLAKE)
[16:20:57] [PASSED] 0x7D41 (METEORLAKE)
[16:20:57] [PASSED] 0x7D67 (METEORLAKE)
[16:20:57] [PASSED] 0xB640 (METEORLAKE)
[16:20:57] [PASSED] 0x56A0 (DG2)
[16:20:57] [PASSED] 0x56A1 (DG2)
[16:20:57] [PASSED] 0x56A2 (DG2)
[16:20:57] [PASSED] 0x56BE (DG2)
[16:20:57] [PASSED] 0x56BF (DG2)
[16:20:57] [PASSED] 0x5690 (DG2)
[16:20:57] [PASSED] 0x5691 (DG2)
[16:20:57] [PASSED] 0x5692 (DG2)
[16:20:57] [PASSED] 0x56A5 (DG2)
[16:20:57] [PASSED] 0x56A6 (DG2)
[16:20:57] [PASSED] 0x56B0 (DG2)
[16:20:57] [PASSED] 0x56B1 (DG2)
[16:20:57] [PASSED] 0x56BA (DG2)
[16:20:57] [PASSED] 0x56BB (DG2)
[16:20:57] [PASSED] 0x56BC (DG2)
[16:20:57] [PASSED] 0x56BD (DG2)
[16:20:57] [PASSED] 0x5693 (DG2)
[16:20:57] [PASSED] 0x5694 (DG2)
[16:20:57] [PASSED] 0x5695 (DG2)
[16:20:57] [PASSED] 0x56A3 (DG2)
[16:20:57] [PASSED] 0x56A4 (DG2)
[16:20:57] [PASSED] 0x56B2 (DG2)
[16:20:57] [PASSED] 0x56B3 (DG2)
[16:20:57] [PASSED] 0x5696 (DG2)
[16:20:57] [PASSED] 0x5697 (DG2)
[16:20:57] [PASSED] 0xB69 (PVC)
[16:20:57] [PASSED] 0xB6E (PVC)
[16:20:57] [PASSED] 0xBD4 (PVC)
[16:20:57] [PASSED] 0xBD5 (PVC)
[16:20:57] [PASSED] 0xBD6 (PVC)
[16:20:57] [PASSED] 0xBD7 (PVC)
[16:20:57] [PASSED] 0xBD8 (PVC)
[16:20:57] [PASSED] 0xBD9 (PVC)
[16:20:57] [PASSED] 0xBDA (PVC)
[16:20:57] [PASSED] 0xBDB (PVC)
[16:20:57] [PASSED] 0xBE0 (PVC)
[16:20:57] [PASSED] 0xBE1 (PVC)
[16:20:57] [PASSED] 0xBE5 (PVC)
[16:20:57] [PASSED] 0x7D40 (METEORLAKE)
[16:20:57] [PASSED] 0x7D45 (METEORLAKE)
[16:20:57] [PASSED] 0x7D55 (METEORLAKE)
[16:20:57] [PASSED] 0x7D60 (METEORLAKE)
[16:20:57] [PASSED] 0x7DD5 (METEORLAKE)
[16:20:57] [PASSED] 0x6420 (LUNARLAKE)
[16:20:57] [PASSED] 0x64A0 (LUNARLAKE)
[16:20:57] [PASSED] 0x64B0 (LUNARLAKE)
[16:20:57] [PASSED] 0xE202 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE209 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE20B (BATTLEMAGE)
[16:20:57] [PASSED] 0xE20C (BATTLEMAGE)
[16:20:57] [PASSED] 0xE20D (BATTLEMAGE)
[16:20:57] [PASSED] 0xE210 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE211 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE212 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE216 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE220 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE221 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE222 (BATTLEMAGE)
[16:20:57] [PASSED] 0xE223 (BATTLEMAGE)
[16:20:57] [PASSED] 0xB080 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB081 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB082 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB083 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB084 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB085 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB086 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB087 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB08F (PANTHERLAKE)
[16:20:57] [PASSED] 0xB090 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB0A0 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB0A1 (PANTHERLAKE)
[16:20:57] [PASSED] 0xB0B0 (PANTHERLAKE)
[16:20:57] [PASSED] 0xFD80 (PANTHERLAKE)
[16:20:57] [PASSED] 0xFD81 (PANTHERLAKE)
[16:20:57] [PASSED] 0xD740 (NOVALAKE_S)
[16:20:57] [PASSED] 0xD741 (NOVALAKE_S)
[16:20:57] [PASSED] 0xD742 (NOVALAKE_S)
[16:20:57] [PASSED] 0xD743 (NOVALAKE_S)
[16:20:57] [PASSED] 0xD745 (NOVALAKE_S)
[16:20:57] [PASSED] 0xD74A (NOVALAKE_S)
[16:20:57] [PASSED] 0xD74B (NOVALAKE_S)
[16:20:57] [PASSED] 0x674C (CRESCENTISLAND)
[16:20:57] [PASSED] 0x674D (CRESCENTISLAND)
[16:20:57] [PASSED] 0x674E (CRESCENTISLAND)
[16:20:57] [PASSED] 0x674F (CRESCENTISLAND)
[16:20:57] [PASSED] 0x6750 (CRESCENTISLAND)
[16:20:57] [PASSED] 0x6751 (CRESCENTISLAND)
[16:20:57] [PASSED] 0xD750 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD751 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD752 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD753 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD754 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD755 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD756 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD757 (NOVALAKE_P)
[16:20:57] [PASSED] 0xD75F (NOVALAKE_P)
[16:20:57] =============== [PASSED] check_platform_desc ===============
[16:20:57] ===================== [PASSED] xe_pci ======================
[16:20:57] ============= xe_rtp_tables_test (5 subtests) ==============
[16:20:57] ================== xe_rtp_table_gt_test  ===================
[16:20:57] [PASSED] gt_was/14011060649
[16:20:57] [PASSED] gt_was/14011059788
[16:20:57] [PASSED] gt_was/14015795083
[16:20:57] [PASSED] gt_was/16021867713
[16:20:57] [PASSED] gt_was/14019449301
[16:20:57] [PASSED] gt_was/16028005424
[16:20:57] [PASSED] gt_was/14026578760
[16:20:57] [PASSED] gt_was/1409420604
[16:20:57] [PASSED] gt_was/1408615072
[16:20:57] [PASSED] gt_was/22010523718
[16:20:57] [PASSED] gt_was/14011006942
[16:20:57] [PASSED] gt_was/14014830051
[16:20:57] [PASSED] gt_was/18018781329
[16:20:57] [PASSED] gt_was/1509235366
[16:20:57] [PASSED] gt_was/18018781329
[16:20:57] [PASSED] gt_was/16016694945
[16:20:57] [PASSED] gt_was/14018575942
[16:20:57] [PASSED] gt_was/22016670082
[16:20:57] [PASSED] gt_was/22016670082
[16:20:57] [PASSED] gt_was/14017421178
[16:20:57] [PASSED] gt_was/16025250150
[16:20:57] [PASSED] gt_was/14021871409
[16:20:57] [PASSED] gt_was/16021865536
[16:20:57] [PASSED] gt_was/14021486841
[16:20:57] [PASSED] gt_was/14025160223
[16:20:57] [PASSED] gt_was/14026144927, 16029437861, 14026127056
[16:20:57] [PASSED] gt_was/14025635424
[16:20:57] [PASSED] gt_was/16028005424
[16:20:57] ============== [PASSED] xe_rtp_table_gt_test ===============
[16:20:57] ================== xe_rtp_table_gt_test  ===================
[16:20:57] [PASSED] gt_tunings/Tuning: Blend Fill Caching Optimization Disable
[16:20:57] [PASSED] gt_tunings/Tuning: 32B Access Enable
[16:20:57] [PASSED] gt_tunings/Tuning: L3 cache
[16:20:57] [PASSED] gt_tunings/Tuning: L3 cache - media
[16:20:57] [PASSED] gt_tunings/Tuning: Compression Overfetch
[16:20:57] [PASSED] gt_tunings/Tuning: Compression Overfetch - media
[16:20:57] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3
[16:20:57] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3 - media
[16:20:57] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only
[16:20:57] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only - media
[16:20:57] [PASSED] gt_tunings/Tuning: Stateless compression control
[16:20:57] [PASSED] gt_tunings/Tuning: Stateless compression control - media
[16:20:57] [PASSED] gt_tunings/Tuning: L3 RW flush all Cache
[16:20:57] [PASSED] gt_tunings/Tuning: L3 RW flush all cache - media
[16:20:57] [PASSED] gt_tunings/Tuning: Set STLB Bank Hash Mode to 4KB
[16:20:57] [PASSED] gt_tunings/Tuning: Force All Non-Compressible Memory Reads to be 256B Overfetches
[16:20:57] ============== [PASSED] xe_rtp_table_gt_test ===============
[16:20:57] ================== xe_rtp_table_oob_test  ==================
[16:20:57] [PASSED] oob_was/1607983814
[16:20:57] [PASSED] oob_was/16010904313
[16:20:57] [PASSED] oob_was/18022495364
[16:20:57] [PASSED] oob_was/22012773006
[16:20:57] [PASSED] oob_was/14014475959
[16:20:57] [PASSED] oob_was/22011391025
[16:20:57] [PASSED] oob_was/22012727170
[16:20:57] [PASSED] oob_was/22012727685
[16:20:57] [PASSED] oob_was/22016596838
[16:20:57] [PASSED] oob_was/18020744125
[16:20:57] [PASSED] oob_was/1409600907
[16:20:57] [PASSED] oob_was/22014953428
[16:20:57] [PASSED] oob_was/16017236439
[16:20:57] [PASSED] oob_was/14019821291
[16:20:57] [PASSED] oob_was/14015076503
[16:20:57] [PASSED] oob_was/22016122933
[16:20:57] [PASSED] oob_was/14018913170
[16:20:57] [PASSED] oob_was/14018094691
[16:20:57] [PASSED] oob_was/18024947630
[16:20:57] [PASSED] oob_was/16022287689
[16:20:57] [PASSED] oob_was/13011645652
[16:20:57] [PASSED] oob_was/14022293748
[16:20:57] [PASSED] oob_was/22019794406
[16:20:57] [PASSED] oob_was/22019338487
[16:20:57] [PASSED] oob_was/16023588340
[16:20:57] [PASSED] oob_was/14019789679
[16:20:57] [PASSED] oob_was/14022866841
[16:20:57] [PASSED] oob_was/16021333562
[16:20:57] [PASSED] oob_was/14016712196
[16:20:57] [PASSED] oob_was/14015568240
[16:20:57] [PASSED] oob_was/18013179988
[16:20:57] [PASSED] oob_was/1508761755
[16:20:57] [PASSED] oob_was/16023105232
[16:20:57] [PASSED] oob_was/16026508708
[16:20:57] [PASSED] oob_was/14020001231
[16:20:57] [PASSED] oob_was/16023683509
[16:20:57] [PASSED] oob_was/14025515070
[16:20:57] [PASSED] oob_was/15015404425_disable
[16:20:57] [PASSED] oob_was/16026007364
[16:20:57] [PASSED] oob_was/14020316580
[16:20:57] [PASSED] oob_was/14025883347
[16:20:57] [PASSED] oob_was/16029380221
[16:20:57] [PASSED] oob_was/22022079272
[16:20:57] [PASSED] oob_was/16029897822
[16:20:57] [PASSED] oob_was/14027054324
[16:20:57] [PASSED] oob_was/14025941587
[16:20:57] [PASSED] oob_was/16030224309
[16:20:57] ============== [PASSED] xe_rtp_table_oob_test ==============
[16:20:57] ================ xe_rtp_table_dev_oob_test  ================
[16:20:57] [PASSED] device_oob_was/22010954014
[16:20:57] [PASSED] device_oob_was/15015404425
[16:20:57] [PASSED] device_oob_was/22019338487_display
[16:20:57] [PASSED] device_oob_was/14022085890
[16:20:57] [PASSED] device_oob_was/14026539277
[16:20:57] [PASSED] device_oob_was/14026633728
[16:20:57] [PASSED] device_oob_was/14026746987
[16:20:57] [PASSED] device_oob_was/14026779378
[16:20:57] ============ [PASSED] xe_rtp_table_dev_oob_test ============
[16:20:57] ========== xe_rtp_table_missing_upper_bound_test  ==========
[16:20:57] [PASSED] register_whitelist/WaAllowPMDepthAndInvocationCountAccessFromUMD, 1408556865
[16:20:57] [PASSED] register_whitelist/1508744258, 14012131227, 1808121037
[16:20:57] [PASSED] register_whitelist/1806527549
[16:20:57] [PASSED] register_whitelist/allow_read_ctx_timestamp
[16:20:57] [PASSED] register_whitelist/allow_read_queue_timestamp
[16:20:57] [PASSED] register_whitelist/16014440446
[16:20:57] [PASSED] register_whitelist/16017236439
[16:20:57] [PASSED] register_whitelist/16020183090
[16:20:57] [PASSED] register_whitelist/14024997852
[16:20:57] [PASSED] register_whitelist/14024997852
[16:20:57] ====== [PASSED] xe_rtp_table_missing_upper_bound_test ======
[16:20:57] =============== [PASSED] xe_rtp_tables_test ================
[16:20:57] =================== xe_rtp (3 subtests) ====================
[16:20:57] =================== xe_rtp_rules_tests  ====================
[16:20:57] [PASSED] no
[16:20:57] [PASSED] yes
[16:20:57] [PASSED] no-and-no
[16:20:57] [PASSED] no-and-yes
[16:20:57] [PASSED] yes-and-no
[16:20:57] [PASSED] yes-and-yes
[16:20:57] [PASSED] no-or-no
[16:20:57] [PASSED] no-or-yes
[16:20:57] [PASSED] yes-or-no
[16:20:57] [PASSED] yes-or-yes
[16:20:57] [PASSED] no-yes-or-yes-no
[16:20:57] [PASSED] no-yes-or-yes-yes
[16:20:57] [PASSED] yes-yes-or-no-yes
[16:20:57] [PASSED] yes-yes-or-yes-yes
[16:20:57] [PASSED] no-no-or-yes-or-no
[16:20:57] [PASSED] or
[16:20:57] [PASSED] or-yes
[16:20:57] [PASSED] or-no
[16:20:57] [PASSED] yes-or
[16:20:57] [PASSED] no-or
[16:20:57] [PASSED] no-or-or-yes
[16:20:57] [PASSED] yes-or-or-no
[16:20:57] [PASSED] no-or-or-no
[16:20:57] [PASSED] missing-context-engine-class
[16:20:57] [PASSED] missing-context-engine-class-or-yes
[16:20:57] [PASSED] missing-context-engine-class-or-or-yes
[16:20:57] =============== [PASSED] xe_rtp_rules_tests ================
[16:20:57] =============== xe_rtp_process_to_sr_tests  ================
[16:20:57] [PASSED] coalesce-same-reg
[16:20:57] [PASSED] coalesce-same-reg-literal-and-func
[16:20:57] [PASSED] no-match-no-add
[16:20:57] [PASSED] two-regs-two-entries
[16:20:57] [PASSED] clr-one-set-other
[16:20:57] [PASSED] set-field
[16:20:57] [PASSED] conflict-duplicate
[16:20:57] [PASSED] conflict-not-disjoint
[16:20:57] [PASSED] conflict-not-disjoint-literal-and-func
[16:20:57] [PASSED] conflict-reg-type
[16:20:57] [PASSED] bad-mcr-reg-forced-to-regular
[16:20:57] [PASSED] bad-regular-reg-forced-to-mcr
[16:20:57] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[16:20:57] ================== xe_rtp_process_tests  ===================
[16:20:57] [PASSED] active1
[16:20:57] [PASSED] active2
[16:20:57] [PASSED] active-inactive
[16:20:57] [PASSED] inactive-active
[16:20:57] [PASSED] inactive-active-inactive
[16:20:57] [PASSED] inactive-inactive-inactive
[16:20:57] ============== [PASSED] xe_rtp_process_tests ===============
[16:20:57] ===================== [PASSED] xe_rtp ======================
[16:20:57] ==================== xe_wa (1 subtest) =====================
[16:20:57] ======================== xe_wa_gt  =========================
[16:20:57] [PASSED] TIGERLAKE B0
[16:20:57] [PASSED] DG1 A0
[16:20:57] [PASSED] DG1 B0
[16:20:57] [PASSED] ALDERLAKE_S A0
[16:20:57] [PASSED] ALDERLAKE_S B0
[16:20:57] [PASSED] ALDERLAKE_S C0
[16:20:57] [PASSED] ALDERLAKE_S D0
[16:20:57] [PASSED] ALDERLAKE_P A0
[16:20:57] [PASSED] ALDERLAKE_P B0
[16:20:57] [PASSED] ALDERLAKE_P C0
[16:20:57] [PASSED] ALDERLAKE_S RPLS D0
[16:20:57] [PASSED] ALDERLAKE_P RPLU E0
[16:20:57] [PASSED] DG2 G10 C0
[16:20:57] [PASSED] DG2 G11 B1
[16:20:57] [PASSED] DG2 G12 A1
[16:20:57] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[16:20:57] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[16:20:57] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[16:20:57] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[16:20:57] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[16:20:57] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[16:20:57] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[16:20:57] ==================== [PASSED] xe_wa_gt =====================
[16:20:57] ====================== [PASSED] xe_wa ======================
[16:20:57] ============================================================
[16:20:57] Testing complete. Ran 821 tests: passed: 793, skipped: 28
[16:20:57] Elapsed time: 36.193s total, 1.832s configuring, 33.594s building, 0.714s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[16:20:57] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[16:20:59] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[16:21:24] Starting KUnit Kernel (1/1)...
[16:21:24] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[16:21:24] ============ drm_test_pick_cmdline (2 subtests) ============
[16:21:24] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[16:21:24] =============== drm_test_pick_cmdline_named  ===============
[16:21:24] [PASSED] NTSC
[16:21:24] [PASSED] NTSC-J
[16:21:24] [PASSED] PAL
[16:21:24] [PASSED] PAL-M
[16:21:24] =========== [PASSED] drm_test_pick_cmdline_named ===========
[16:21:24] ============== [PASSED] drm_test_pick_cmdline ==============
[16:21:24] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[16:21:24] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[16:21:24] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[16:21:24] =========== drm_validate_clone_mode (2 subtests) ===========
[16:21:24] ============== drm_test_check_in_clone_mode  ===============
[16:21:24] [PASSED] in_clone_mode
[16:21:24] [PASSED] not_in_clone_mode
[16:21:24] ========== [PASSED] drm_test_check_in_clone_mode ===========
[16:21:24] =============== drm_test_check_valid_clones  ===============
[16:21:24] [PASSED] not_in_clone_mode
[16:21:24] [PASSED] valid_clone
[16:21:24] [PASSED] invalid_clone
[16:21:24] =========== [PASSED] drm_test_check_valid_clones ===========
[16:21:24] ============= [PASSED] drm_validate_clone_mode =============
[16:21:24] ============= drm_validate_modeset (1 subtest) =============
[16:21:24] [PASSED] drm_test_check_connector_changed_modeset
[16:21:24] ============== [PASSED] drm_validate_modeset ===============
[16:21:24] ====== drm_test_bridge_get_current_state (1 subtest) =======
[16:21:24] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[16:21:24] ======== [PASSED] drm_test_bridge_get_current_state ========
[16:21:24] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[16:21:24] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[16:21:24] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[16:21:24] [PASSED] drm_test_drm_bridge_helper_hdmi_output_bus_fmts
[16:21:24] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[16:21:24] ============== drm_bridge_alloc (2 subtests) ===============
[16:21:24] [PASSED] drm_test_drm_bridge_alloc_basic
[16:21:24] [PASSED] drm_test_drm_bridge_alloc_get_put
[16:21:24] ================ [PASSED] drm_bridge_alloc =================
[16:21:24] ============= drm_bridge_bus_fmt (5 subtests) ==============
[16:21:24] [PASSED] drm_test_bridge_rgb_yuv_rgb
[16:21:24] [PASSED] drm_test_bridge_must_convert_to_yuv444
[16:21:24] [PASSED] drm_test_bridge_hdmi_auto_rgb
[16:21:24] [PASSED] drm_test_bridge_auto_first
[16:21:24] [PASSED] drm_test_bridge_rgb_yuv_no_path
[16:21:24] =============== [PASSED] drm_bridge_bus_fmt ================
[16:21:24] ============= drm_cmdline_parser (40 subtests) =============
[16:21:24] [PASSED] drm_test_cmdline_force_d_only
[16:21:24] [PASSED] drm_test_cmdline_force_D_only_dvi
[16:21:24] [PASSED] drm_test_cmdline_force_D_only_hdmi
[16:21:24] [PASSED] drm_test_cmdline_force_D_only_not_digital
[16:21:24] [PASSED] drm_test_cmdline_force_e_only
[16:21:24] [PASSED] drm_test_cmdline_res
[16:21:24] [PASSED] drm_test_cmdline_res_vesa
[16:21:24] [PASSED] drm_test_cmdline_res_vesa_rblank
[16:21:24] [PASSED] drm_test_cmdline_res_rblank
[16:21:24] [PASSED] drm_test_cmdline_res_bpp
[16:21:24] [PASSED] drm_test_cmdline_res_refresh
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[16:21:24] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[16:21:24] [PASSED] drm_test_cmdline_res_margins_force_on
[16:21:24] [PASSED] drm_test_cmdline_res_vesa_margins
[16:21:24] [PASSED] drm_test_cmdline_name
[16:21:24] [PASSED] drm_test_cmdline_name_bpp
[16:21:24] [PASSED] drm_test_cmdline_name_option
[16:21:24] [PASSED] drm_test_cmdline_name_bpp_option
[16:21:24] [PASSED] drm_test_cmdline_rotate_0
[16:21:24] [PASSED] drm_test_cmdline_rotate_90
[16:21:24] [PASSED] drm_test_cmdline_rotate_180
[16:21:24] [PASSED] drm_test_cmdline_rotate_270
[16:21:24] [PASSED] drm_test_cmdline_hmirror
[16:21:24] [PASSED] drm_test_cmdline_vmirror
[16:21:24] [PASSED] drm_test_cmdline_margin_options
[16:21:24] [PASSED] drm_test_cmdline_multiple_options
[16:21:24] [PASSED] drm_test_cmdline_bpp_extra_and_option
[16:21:24] [PASSED] drm_test_cmdline_extra_and_option
[16:21:24] [PASSED] drm_test_cmdline_freestanding_options
[16:21:24] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[16:21:24] [PASSED] drm_test_cmdline_panel_orientation
[16:21:24] ================ drm_test_cmdline_invalid  =================
[16:21:24] [PASSED] margin_only
[16:21:24] [PASSED] interlace_only
[16:21:24] [PASSED] res_missing_x
[16:21:24] [PASSED] res_missing_y
[16:21:24] [PASSED] res_bad_y
[16:21:24] [PASSED] res_missing_y_bpp
[16:21:24] [PASSED] res_bad_bpp
[16:21:24] [PASSED] res_bad_refresh
[16:21:24] [PASSED] res_bpp_refresh_force_on_off
[16:21:24] [PASSED] res_invalid_mode
[16:21:24] [PASSED] res_bpp_wrong_place_mode
[16:21:24] [PASSED] name_bpp_refresh
[16:21:24] [PASSED] name_refresh
[16:21:24] [PASSED] name_refresh_wrong_mode
[16:21:24] [PASSED] name_refresh_invalid_mode
[16:21:24] [PASSED] rotate_multiple
[16:21:24] [PASSED] rotate_invalid_val
[16:21:24] [PASSED] rotate_truncated
[16:21:24] [PASSED] invalid_option
[16:21:24] [PASSED] invalid_tv_option
[16:21:24] [PASSED] truncated_tv_option
[16:21:24] ============ [PASSED] drm_test_cmdline_invalid =============
[16:21:24] =============== drm_test_cmdline_tv_options  ===============
[16:21:24] [PASSED] NTSC
[16:21:24] [PASSED] NTSC_443
[16:21:24] [PASSED] NTSC_J
[16:21:24] [PASSED] PAL
[16:21:24] [PASSED] PAL_M
[16:21:24] [PASSED] PAL_N
[16:21:24] [PASSED] SECAM
[16:21:24] [PASSED] MONO_525
[16:21:24] [PASSED] MONO_625
[16:21:24] =========== [PASSED] drm_test_cmdline_tv_options ===========
[16:21:24] =============== [PASSED] drm_cmdline_parser ================
[16:21:24] ========== drmm_connector_hdmi_init (20 subtests) ==========
[16:21:24] [PASSED] drm_test_connector_hdmi_init_valid
[16:21:24] [PASSED] drm_test_connector_hdmi_init_bpc_8
[16:21:24] [PASSED] drm_test_connector_hdmi_init_bpc_10
[16:21:24] [PASSED] drm_test_connector_hdmi_init_bpc_12
[16:21:24] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[16:21:24] [PASSED] drm_test_connector_hdmi_init_bpc_null
[16:21:24] [PASSED] drm_test_connector_hdmi_init_formats_empty
[16:21:24] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[16:21:24] === drm_test_connector_hdmi_init_formats_yuv420_allowed  ===
[16:21:24] [PASSED] supported_formats=0x9 yuv420_allowed=1
[16:21:24] [PASSED] supported_formats=0x9 yuv420_allowed=0
[16:21:24] [PASSED] supported_formats=0x5 yuv420_allowed=1
[16:21:24] [PASSED] supported_formats=0x5 yuv420_allowed=0
[16:21:24] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[16:21:24] [PASSED] drm_test_connector_hdmi_init_null_ddc
[16:21:24] [PASSED] drm_test_connector_hdmi_init_null_product
[16:21:24] [PASSED] drm_test_connector_hdmi_init_null_vendor
[16:21:24] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[16:21:24] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[16:21:24] [PASSED] drm_test_connector_hdmi_init_product_valid
[16:21:24] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[16:21:24] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[16:21:24] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[16:21:24] ========= drm_test_connector_hdmi_init_type_valid  =========
[16:21:24] [PASSED] HDMI-A
[16:21:24] [PASSED] HDMI-B
[16:21:24] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[16:21:24] ======== drm_test_connector_hdmi_init_type_invalid  ========
[16:21:24] [PASSED] Unknown
[16:21:24] [PASSED] VGA
[16:21:24] [PASSED] DVI-I
[16:21:24] [PASSED] DVI-D
[16:21:24] [PASSED] DVI-A
[16:21:24] [PASSED] Composite
[16:21:24] [PASSED] SVIDEO
[16:21:24] [PASSED] LVDS
[16:21:24] [PASSED] Component
[16:21:24] [PASSED] DIN
[16:21:24] [PASSED] DP
[16:21:24] [PASSED] TV
[16:21:24] [PASSED] eDP
[16:21:24] [PASSED] Virtual
[16:21:24] [PASSED] DSI
[16:21:24] [PASSED] DPI
[16:21:24] [PASSED] Writeback
[16:21:24] [PASSED] SPI
[16:21:24] [PASSED] USB
[16:21:24] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[16:21:24] ============ [PASSED] drmm_connector_hdmi_init =============
[16:21:24] ============= drmm_connector_init (3 subtests) =============
[16:21:24] [PASSED] drm_test_drmm_connector_init
[16:21:24] [PASSED] drm_test_drmm_connector_init_null_ddc
[16:21:24] ========= drm_test_drmm_connector_init_type_valid  =========
[16:21:24] [PASSED] Unknown
[16:21:24] [PASSED] VGA
[16:21:24] [PASSED] DVI-I
[16:21:24] [PASSED] DVI-D
[16:21:24] [PASSED] DVI-A
[16:21:24] [PASSED] Composite
[16:21:24] [PASSED] SVIDEO
[16:21:24] [PASSED] LVDS
[16:21:24] [PASSED] Component
[16:21:24] [PASSED] DIN
[16:21:24] [PASSED] DP
[16:21:24] [PASSED] HDMI-A
[16:21:24] [PASSED] HDMI-B
[16:21:24] [PASSED] TV
[16:21:24] [PASSED] eDP
[16:21:24] [PASSED] Virtual
[16:21:24] [PASSED] DSI
[16:21:24] [PASSED] DPI
[16:21:24] [PASSED] Writeback
[16:21:24] [PASSED] SPI
[16:21:24] [PASSED] USB
[16:21:24] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[16:21:24] =============== [PASSED] drmm_connector_init ===============
[16:21:24] ========= drm_connector_dynamic_init (6 subtests) ==========
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_init
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_init_properties
[16:21:24] ===== drm_test_drm_connector_dynamic_init_type_valid  ======
[16:21:24] [PASSED] Unknown
[16:21:24] [PASSED] VGA
[16:21:24] [PASSED] DVI-I
[16:21:24] [PASSED] DVI-D
[16:21:24] [PASSED] DVI-A
[16:21:24] [PASSED] Composite
[16:21:24] [PASSED] SVIDEO
[16:21:24] [PASSED] LVDS
[16:21:24] [PASSED] Component
[16:21:24] [PASSED] DIN
[16:21:24] [PASSED] DP
[16:21:24] [PASSED] HDMI-A
[16:21:24] [PASSED] HDMI-B
[16:21:24] [PASSED] TV
[16:21:24] [PASSED] eDP
[16:21:24] [PASSED] Virtual
[16:21:24] [PASSED] DSI
[16:21:24] [PASSED] DPI
[16:21:24] [PASSED] Writeback
[16:21:24] [PASSED] SPI
[16:21:24] [PASSED] USB
[16:21:24] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[16:21:24] ======== drm_test_drm_connector_dynamic_init_name  =========
[16:21:24] [PASSED] Unknown
[16:21:24] [PASSED] VGA
[16:21:24] [PASSED] DVI-I
[16:21:24] [PASSED] DVI-D
[16:21:24] [PASSED] DVI-A
[16:21:24] [PASSED] Composite
[16:21:24] [PASSED] SVIDEO
[16:21:24] [PASSED] LVDS
[16:21:24] [PASSED] Component
[16:21:24] [PASSED] DIN
[16:21:24] [PASSED] DP
[16:21:24] [PASSED] HDMI-A
[16:21:24] [PASSED] HDMI-B
[16:21:24] [PASSED] TV
[16:21:24] [PASSED] eDP
[16:21:24] [PASSED] Virtual
[16:21:24] [PASSED] DSI
[16:21:24] [PASSED] DPI
[16:21:24] [PASSED] Writeback
[16:21:24] [PASSED] SPI
[16:21:24] [PASSED] USB
[16:21:24] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[16:21:24] =========== [PASSED] drm_connector_dynamic_init ============
[16:21:24] ==== drm_connector_dynamic_register_early (4 subtests) =====
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[16:21:24] ====== [PASSED] drm_connector_dynamic_register_early =======
[16:21:24] ======= drm_connector_dynamic_register (7 subtests) ========
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[16:21:24] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[16:21:24] ========= [PASSED] drm_connector_dynamic_register ==========
[16:21:24] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[16:21:24] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[16:21:24] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[16:21:24] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[16:21:24] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[16:21:24] ========== drm_test_get_tv_mode_from_name_valid  ===========
[16:21:24] [PASSED] NTSC
[16:21:24] [PASSED] NTSC-443
[16:21:24] [PASSED] NTSC-J
[16:21:24] [PASSED] PAL
[16:21:24] [PASSED] PAL-M
[16:21:24] [PASSED] PAL-N
[16:21:24] [PASSED] SECAM
[16:21:24] [PASSED] Mono
[16:21:24] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[16:21:24] [PASSED] drm_test_get_tv_mode_from_name_truncated
[16:21:24] ============ [PASSED] drm_get_tv_mode_from_name ============
[16:21:24] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[16:21:24] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[16:21:24] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[16:21:24] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[16:21:24] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[16:21:24] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[16:21:24] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[16:21:24] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid  =
[16:21:24] [PASSED] VIC 96
[16:21:24] [PASSED] VIC 97
[16:21:24] [PASSED] VIC 101
[16:21:24] [PASSED] VIC 102
[16:21:24] [PASSED] VIC 106
[16:21:24] [PASSED] VIC 107
[16:21:24] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[16:21:24] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[16:21:24] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[16:21:24] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[16:21:24] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[16:21:24] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[16:21:24] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[16:21:24] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[16:21:24] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name  ====
[16:21:24] [PASSED] Automatic
[16:21:24] [PASSED] Full
[16:21:24] [PASSED] Limited 16:235
[16:21:24] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[16:21:24] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[16:21:24] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[16:21:24] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[16:21:24] === drm_test_drm_hdmi_connector_get_output_format_name  ====
[16:21:24] [PASSED] RGB
[16:21:24] [PASSED] YUV 4:2:0
[16:21:24] [PASSED] YUV 4:2:2
[16:21:24] [PASSED] YUV 4:4:4
[16:21:24] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[16:21:24] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[16:21:24] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[16:21:24] ============= drm_damage_helper (21 subtests) ==============
[16:21:24] [PASSED] drm_test_damage_iter_no_damage
[16:21:24] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[16:21:24] [PASSED] drm_test_damage_iter_no_damage_src_moved
[16:21:24] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[16:21:24] [PASSED] drm_test_damage_iter_no_damage_not_visible
[16:21:24] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[16:21:24] [PASSED] drm_test_damage_iter_no_damage_no_fb
[16:21:24] [PASSED] drm_test_damage_iter_simple_damage
[16:21:24] [PASSED] drm_test_damage_iter_single_damage
[16:21:24] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[16:21:24] [PASSED] drm_test_damage_iter_single_damage_outside_src
[16:21:24] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[16:21:24] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[16:21:24] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[16:21:24] [PASSED] drm_test_damage_iter_single_damage_src_moved
[16:21:24] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[16:21:24] [PASSED] drm_test_damage_iter_damage
[16:21:24] [PASSED] drm_test_damage_iter_damage_one_intersect
[16:21:24] [PASSED] drm_test_damage_iter_damage_one_outside
[16:21:24] [PASSED] drm_test_damage_iter_damage_src_moved
[16:21:24] [PASSED] drm_test_damage_iter_damage_not_visible
[16:21:24] ================ [PASSED] drm_damage_helper ================
[16:21:24] ============== drm_dp_mst_helper (3 subtests) ==============
[16:21:24] ============== drm_test_dp_mst_calc_pbn_mode  ==============
[16:21:24] [PASSED] Clock 154000 BPP 30 DSC disabled
[16:21:24] [PASSED] Clock 234000 BPP 30 DSC disabled
[16:21:24] [PASSED] Clock 297000 BPP 24 DSC disabled
[16:21:24] [PASSED] Clock 332880 BPP 24 DSC enabled
[16:21:24] [PASSED] Clock 324540 BPP 24 DSC enabled
[16:21:24] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[16:21:24] ============== drm_test_dp_mst_calc_pbn_div  ===============
[16:21:24] [PASSED] Link rate 2000000 lane count 4
[16:21:24] [PASSED] Link rate 2000000 lane count 2
[16:21:24] [PASSED] Link rate 2000000 lane count 1
[16:21:24] [PASSED] Link rate 1350000 lane count 4
[16:21:24] [PASSED] Link rate 1350000 lane count 2
[16:21:24] [PASSED] Link rate 1350000 lane count 1
[16:21:24] [PASSED] Link rate 1000000 lane count 4
[16:21:24] [PASSED] Link rate 1000000 lane count 2
[16:21:24] [PASSED] Link rate 1000000 lane count 1
[16:21:24] [PASSED] Link rate 810000 lane count 4
[16:21:24] [PASSED] Link rate 810000 lane count 2
[16:21:24] [PASSED] Link rate 810000 lane count 1
[16:21:24] [PASSED] Link rate 540000 lane count 4
[16:21:24] [PASSED] Link rate 540000 lane count 2
[16:21:24] [PASSED] Link rate 540000 lane count 1
[16:21:24] [PASSED] Link rate 270000 lane count 4
[16:21:24] [PASSED] Link rate 270000 lane count 2
[16:21:24] [PASSED] Link rate 270000 lane count 1
[16:21:24] [PASSED] Link rate 162000 lane count 4
[16:21:24] [PASSED] Link rate 162000 lane count 2
[16:21:24] [PASSED] Link rate 162000 lane count 1
[16:21:24] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[16:21:24] ========= drm_test_dp_mst_sideband_msg_req_decode  =========
[16:21:24] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[16:21:24] [PASSED] DP_POWER_UP_PHY with port number
[16:21:24] [PASSED] DP_POWER_DOWN_PHY with port number
[16:21:24] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[16:21:24] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[16:21:24] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[16:21:24] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[16:21:24] [PASSED] DP_QUERY_PAYLOAD with port number
[16:21:24] [PASSED] DP_QUERY_PAYLOAD with VCPI
[16:21:24] [PASSED] DP_REMOTE_DPCD_READ with port number
[16:21:24] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[16:21:24] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[16:21:24] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[16:21:24] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[16:21:24] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[16:21:24] [PASSED] DP_REMOTE_I2C_READ with port number
[16:21:24] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[16:21:24] [PASSED] DP_REMOTE_I2C_READ with transactions array
[16:21:24] [PASSED] DP_REMOTE_I2C_WRITE with port number
[16:21:24] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[16:21:24] [PASSED] DP_REMOTE_I2C_WRITE with data array
[16:21:24] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[16:21:24] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[16:21:24] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[16:21:24] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[16:21:24] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[16:21:24] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[16:21:24] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[16:21:24] ================ [PASSED] drm_dp_mst_helper ================
[16:21:24] ================== drm_exec (7 subtests) ===================
[16:21:24] [PASSED] sanitycheck
[16:21:24] [PASSED] test_lock
[16:21:24] [PASSED] test_lock_unlock
[16:21:24] [PASSED] test_duplicates
[16:21:24] [PASSED] test_prepare
[16:21:24] [PASSED] test_prepare_array
[16:21:24] [PASSED] test_multiple_loops
[16:21:24] ==================== [PASSED] drm_exec =====================
[16:21:24] =========== drm_format_helper_test (17 subtests) ===========
[16:21:24] ============== drm_test_fb_xrgb8888_to_gray8  ==============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[16:21:24] ============= drm_test_fb_xrgb8888_to_rgb332  ==============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[16:21:24] ============= drm_test_fb_xrgb8888_to_rgb565  ==============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[16:21:24] ============ drm_test_fb_xrgb8888_to_xrgb1555  =============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[16:21:24] ============ drm_test_fb_xrgb8888_to_argb1555  =============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[16:21:24] ============ drm_test_fb_xrgb8888_to_rgba5551  =============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[16:21:24] ============= drm_test_fb_xrgb8888_to_rgb888  ==============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[16:21:24] ============= drm_test_fb_xrgb8888_to_bgr888  ==============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[16:21:24] ============ drm_test_fb_xrgb8888_to_argb8888  =============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[16:21:24] =========== drm_test_fb_xrgb8888_to_xrgb2101010  ===========
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[16:21:24] =========== drm_test_fb_xrgb8888_to_argb2101010  ===========
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[16:21:24] ============== drm_test_fb_xrgb8888_to_mono  ===============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[16:21:24] ==================== drm_test_fb_swab  =====================
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ================ [PASSED] drm_test_fb_swab =================
[16:21:24] ============ drm_test_fb_xrgb8888_to_xbgr8888  =============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[16:21:24] ============ drm_test_fb_xrgb8888_to_abgr8888  =============
[16:21:24] [PASSED] single_pixel_source_buffer
[16:21:24] [PASSED] single_pixel_clip_rectangle
[16:21:24] [PASSED] well_known_colors
[16:21:24] [PASSED] destination_pitch
[16:21:24] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[16:21:24] ================= drm_test_fb_clip_offset  =================
[16:21:24] [PASSED] pass through
[16:21:24] [PASSED] horizontal offset
[16:21:24] [PASSED] vertical offset
[16:21:24] [PASSED] horizontal and vertical offset
[16:21:24] [PASSED] horizontal offset (custom pitch)
[16:21:24] [PASSED] vertical offset (custom pitch)
[16:21:24] [PASSED] horizontal and vertical offset (custom pitch)
[16:21:24] ============= [PASSED] drm_test_fb_clip_offset =============
[16:21:24] =================== drm_test_fb_memcpy  ====================
[16:21:24] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[16:21:24] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[16:21:24] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[16:21:24] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[16:21:24] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[16:21:24] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[16:21:24] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[16:21:24] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[16:21:24] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[16:21:24] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[16:21:24] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[16:21:24] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[16:21:24] =============== [PASSED] drm_test_fb_memcpy ================
[16:21:24] ============= [PASSED] drm_format_helper_test ==============
[16:21:24] ================= drm_format (18 subtests) =================
[16:21:24] [PASSED] drm_test_format_block_width_invalid
[16:21:24] [PASSED] drm_test_format_block_width_one_plane
[16:21:24] [PASSED] drm_test_format_block_width_two_plane
[16:21:24] [PASSED] drm_test_format_block_width_three_plane
[16:21:24] [PASSED] drm_test_format_block_width_tiled
[16:21:24] [PASSED] drm_test_format_block_height_invalid
[16:21:24] [PASSED] drm_test_format_block_height_one_plane
[16:21:24] [PASSED] drm_test_format_block_height_two_plane
[16:21:24] [PASSED] drm_test_format_block_height_three_plane
[16:21:24] [PASSED] drm_test_format_block_height_tiled
[16:21:24] [PASSED] drm_test_format_min_pitch_invalid
[16:21:24] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[16:21:24] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[16:21:24] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[16:21:24] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[16:21:24] [PASSED] drm_test_format_min_pitch_two_plane
[16:21:24] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[16:21:24] [PASSED] drm_test_format_min_pitch_tiled
[16:21:24] =================== [PASSED] drm_format ====================
[16:21:24] ============== drm_framebuffer (10 subtests) ===============
[16:21:24] ========== drm_test_framebuffer_check_src_coords  ==========
[16:21:24] [PASSED] Success: source fits into fb
[16:21:24] [PASSED] Fail: overflowing fb with x-axis coordinate
[16:21:24] [PASSED] Fail: overflowing fb with y-axis coordinate
[16:21:24] [PASSED] Fail: overflowing fb with source width
[16:21:24] [PASSED] Fail: overflowing fb with source height
[16:21:24] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[16:21:24] [PASSED] drm_test_framebuffer_cleanup
[16:21:24] =============== drm_test_framebuffer_create  ===============
[16:21:24] [PASSED] ABGR8888 normal sizes
[16:21:24] [PASSED] ABGR8888 max sizes
[16:21:24] [PASSED] ABGR8888 pitch greater than min required
[16:21:24] [PASSED] ABGR8888 pitch less than min required
[16:21:24] [PASSED] ABGR8888 Invalid width
[16:21:24] [PASSED] ABGR8888 Invalid buffer handle
[16:21:24] [PASSED] No pixel format
[16:21:24] [PASSED] ABGR8888 Width 0
[16:21:24] [PASSED] ABGR8888 Height 0
[16:21:24] [PASSED] ABGR8888 Out of bound height * pitch combination
[16:21:24] [PASSED] ABGR8888 Large buffer offset
[16:21:24] [PASSED] ABGR8888 Buffer offset for inexistent plane
[16:21:24] [PASSED] ABGR8888 Invalid flag
[16:21:24] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[16:21:24] [PASSED] ABGR8888 Valid buffer modifier
[16:21:24] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[16:21:24] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[16:21:24] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[16:21:24] [PASSED] NV12 Normal sizes
[16:21:24] [PASSED] NV12 Max sizes
[16:21:24] [PASSED] NV12 Invalid pitch
[16:21:24] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[16:21:24] [PASSED] NV12 different  modifier per-plane
[16:21:24] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[16:21:24] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[16:21:24] [PASSED] NV12 Modifier for inexistent plane
[16:21:24] [PASSED] NV12 Handle for inexistent plane
[16:21:24] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[16:21:24] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[16:21:24] [PASSED] YVU420 Normal sizes
[16:21:24] [PASSED] YVU420 Max sizes
[16:21:24] [PASSED] YVU420 Invalid pitch
[16:21:24] [PASSED] YVU420 Different pitches
[16:21:24] [PASSED] YVU420 Different buffer offsets/pitches
[16:21:24] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[16:21:24] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[16:21:24] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[16:21:24] [PASSED] YVU420 Valid modifier
[16:21:24] [PASSED] YVU420 Different modifiers per plane
[16:21:24] [PASSED] YVU420 Modifier for inexistent plane
[16:21:24] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[16:21:24] [PASSED] X0L2 Normal sizes
[16:21:24] [PASSED] X0L2 Max sizes
[16:21:24] [PASSED] X0L2 Invalid pitch
[16:21:24] [PASSED] X0L2 Pitch greater than minimum required
[16:21:24] [PASSED] X0L2 Handle for inexistent plane
[16:21:24] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[16:21:24] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[16:21:24] [PASSED] X0L2 Valid modifier
[16:21:24] [PASSED] X0L2 Modifier for inexistent plane
[16:21:24] =========== [PASSED] drm_test_framebuffer_create ===========
[16:21:24] [PASSED] drm_test_framebuffer_free
[16:21:24] [PASSED] drm_test_framebuffer_init
[16:21:24] [PASSED] drm_test_framebuffer_init_bad_format
[16:21:24] [PASSED] drm_test_framebuffer_init_dev_mismatch
[16:21:24] [PASSED] drm_test_framebuffer_lookup
[16:21:24] [PASSED] drm_test_framebuffer_lookup_inexistent
[16:21:24] [PASSED] drm_test_framebuffer_modifiers_not_supported
[16:21:24] ================= [PASSED] drm_framebuffer =================
[16:21:24] ================ drm_gem_shmem (8 subtests) ================
[16:21:24] [PASSED] drm_gem_shmem_test_obj_create
[16:21:24] [PASSED] drm_gem_shmem_test_obj_create_private
[16:21:24] [PASSED] drm_gem_shmem_test_pin_pages
[16:21:24] [PASSED] drm_gem_shmem_test_vmap
[16:21:24] [PASSED] drm_gem_shmem_test_get_sg_table
[16:21:24] [PASSED] drm_gem_shmem_test_get_pages_sgt
[16:21:24] [PASSED] drm_gem_shmem_test_madvise
[16:21:24] [PASSED] drm_gem_shmem_test_purge
[16:21:24] ================== [PASSED] drm_gem_shmem ==================
[16:21:24] === drm_atomic_helper_connector_hdmi_check (29 subtests) ===
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[16:21:24] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420  =======
[16:21:24] [PASSED] Automatic
[16:21:24] [PASSED] Full
[16:21:24] [PASSED] Limited 16:235
[16:21:24] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[16:21:24] [PASSED] drm_test_check_disable_connector
[16:21:24] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[16:21:24] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[16:21:24] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[16:21:24] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[16:21:24] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[16:21:24] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[16:21:24] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[16:21:24] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[16:21:24] [PASSED] drm_test_check_output_bpc_dvi
[16:21:24] [PASSED] drm_test_check_output_bpc_format_vic_1
[16:21:24] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[16:21:24] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[16:21:24] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[16:21:24] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[16:21:24] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[16:21:24] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[16:21:24] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[16:21:24] ============ drm_test_check_hdmi_color_format  =============
[16:21:24] [PASSED] AUTO -> RGB
[16:21:24] [PASSED] YCBCR422 -> YUV422
[16:21:24] [PASSED] YCBCR420 -> YUV420
[16:21:24] [PASSED] YCBCR444 -> YUV444
[16:21:24] [PASSED] RGB -> RGB
[16:21:24] ======== [PASSED] drm_test_check_hdmi_color_format =========
[16:21:24] ======== drm_test_check_hdmi_color_format_420_only  ========
[16:21:24] [PASSED] RGB should fail
[16:21:24] [PASSED] YUV444 should fail
[16:21:24] [PASSED] YUV422 should fail
[16:21:24] [PASSED] YUV420 should work
[16:21:24] ==== [PASSED] drm_test_check_hdmi_color_format_420_only ====
[16:21:24] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[16:21:24] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[16:21:24] [PASSED] drm_test_check_broadcast_rgb_value
[16:21:24] [PASSED] drm_test_check_bpc_8_value
[16:21:24] [PASSED] drm_test_check_bpc_10_value
[16:21:24] [PASSED] drm_test_check_bpc_12_value
[16:21:24] [PASSED] drm_test_check_format_value
[16:21:24] [PASSED] drm_test_check_tmds_char_value
[16:21:24] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[16:21:24] = drm_atomic_helper_connector_hdmi_mode_valid (7 subtests) =
[16:21:24] [PASSED] drm_test_check_mode_valid
[16:21:24] [PASSED] drm_test_check_mode_valid_reject
[16:21:24] [PASSED] drm_test_check_mode_valid_reject_rate
[16:21:24] [PASSED] drm_test_check_mode_valid_reject_max_clock
[16:21:24] [PASSED] drm_test_check_mode_valid_yuv420_only_max_clock
[16:21:24] [PASSED] drm_test_check_mode_valid_reject_yuv420_only_connector
[16:21:24] [PASSED] drm_test_check_mode_valid_accept_yuv420_also_connector_rgb
[16:21:24] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[16:21:24] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[16:21:24] [PASSED] drm_test_check_infoframes
[16:21:24] [PASSED] drm_test_check_reject_avi_infoframe
[16:21:24] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[16:21:24] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[16:21:24] [PASSED] drm_test_check_reject_audio_infoframe
[16:21:24] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[16:21:24] ================= drm_managed (2 subtests) =================
[16:21:24] [PASSED] drm_test_managed_release_action
[16:21:24] [PASSED] drm_test_managed_run_action
[16:21:24] =================== [PASSED] drm_managed ===================
[16:21:24] =================== drm_mm (6 subtests) ====================
[16:21:24] [PASSED] drm_test_mm_init
[16:21:24] [PASSED] drm_test_mm_debug
[16:21:24] [PASSED] drm_test_mm_align32
[16:21:24] [PASSED] drm_test_mm_align64
[16:21:24] [PASSED] drm_test_mm_lowest
[16:21:24] [PASSED] drm_test_mm_highest
[16:21:24] ===================== [PASSED] drm_mm ======================
[16:21:24] ============= drm_modes_analog_tv (5 subtests) =============
[16:21:24] [PASSED] drm_test_modes_analog_tv_mono_576i
[16:21:24] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[16:21:24] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[16:21:24] [PASSED] drm_test_modes_analog_tv_pal_576i
[16:21:24] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[16:21:24] =============== [PASSED] drm_modes_analog_tv ===============
[16:21:24] ============== drm_panic_helper (3 subtests) ===============
[16:21:24] ============= drm_test_panic_screen_user_map  ==============
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 494 x 494 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 1920 x 1080 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	RG16 little-endian (0x36314752)
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	RG24 little-endian (0x34324752)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1024 x 768 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen kmsg, mode: 494 x 494 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1920 x 1080 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1024 x 768 	RG16 little-endian (0x36314752)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1024 x 768 	RG24 little-endian (0x34324752)
[16:21:24] ========= [PASSED] drm_test_panic_screen_user_map ==========
[16:21:24] ============= drm_test_panic_screen_user_page  =============
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 494 x 494 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 1920 x 1080 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	RG16 little-endian (0x36314752)
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	RG24 little-endian (0x34324752)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1024 x 768 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen kmsg, mode: 494 x 494 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1920 x 1080 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1024 x 768 	RG16 little-endian (0x36314752)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1024 x 768 	RG24 little-endian (0x34324752)
[16:21:24] ========= [PASSED] drm_test_panic_screen_user_page =========
[16:21:24] ========== drm_test_panic_screen_user_set_pixel  ===========
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 494 x 494 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 1920 x 1080 	XR24 little-endian (0x34325258)
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	RG16 little-endian (0x36314752)
[16:21:24] [PASSED] Panic screen user, mode: 1024 x 768 	RG24 little-endian (0x34324752)
[16:21:24] [PASSED] Panic screen kmsg, mode: 1024 x 768 	XR24 little-endian (0x34325258)
[16:21:25] [PASSED] Panic screen kmsg, mode: 494 x 494 	XR24 little-endian (0x34325258)
[16:21:25] [PASSED] Panic screen kmsg, mode: 1920 x 1080 	XR24 little-endian (0x34325258)
[16:21:25] [PASSED] Panic screen kmsg, mode: 1024 x 768 	RG16 little-endian (0x36314752)
[16:21:25] [PASSED] Panic screen kmsg, mode: 1024 x 768 	RG24 little-endian (0x34324752)
[16:21:25] ====== [PASSED] drm_test_panic_screen_user_set_pixel =======
[16:21:25] ================ [PASSED] drm_panic_helper =================
[16:21:25] ============== drm_plane_helper (2 subtests) ===============
[16:21:25] =============== drm_test_check_plane_state  ================
[16:21:25] [PASSED] clipping_simple
[16:21:25] [PASSED] clipping_rotate_reflect
[16:21:25] [PASSED] positioning_simple
[16:21:25] [PASSED] upscaling
[16:21:25] [PASSED] downscaling
[16:21:25] [PASSED] rounding1
[16:21:25] [PASSED] rounding2
[16:21:25] [PASSED] rounding3
[16:21:25] [PASSED] rounding4
[16:21:25] =========== [PASSED] drm_test_check_plane_state ============
[16:21:25] =========== drm_test_check_invalid_plane_state  ============
[16:21:25] [PASSED] positioning_invalid
[16:21:25] [PASSED] upscaling_invalid
[16:21:25] [PASSED] downscaling_invalid
[16:21:25] ======= [PASSED] drm_test_check_invalid_plane_state ========
[16:21:25] ================ [PASSED] drm_plane_helper =================
[16:21:25] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[16:21:25] ====== drm_test_connector_helper_tv_get_modes_check  =======
[16:21:25] [PASSED] None
[16:21:25] [PASSED] PAL
[16:21:25] [PASSED] NTSC
[16:21:25] [PASSED] Both, NTSC Default
[16:21:25] [PASSED] Both, PAL Default
[16:21:25] [PASSED] Both, NTSC Default, with PAL on command-line
[16:21:25] [PASSED] Both, PAL Default, with NTSC on command-line
[16:21:25] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[16:21:25] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[16:21:25] ================== drm_rect (9 subtests) ===================
[16:21:25] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[16:21:25] [PASSED] drm_test_rect_clip_scaled_not_clipped
[16:21:25] [PASSED] drm_test_rect_clip_scaled_clipped
[16:21:25] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[16:21:25] ================= drm_test_rect_intersect  =================
[16:21:25] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[16:21:25] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[16:21:25] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[16:21:25] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[16:21:25] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[16:21:25] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[16:21:25] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[16:21:25] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[16:21:25] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[16:21:25] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[16:21:25] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[16:21:25] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[16:21:25] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[16:21:25] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[16:21:25] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[16:21:25] ============= [PASSED] drm_test_rect_intersect =============
[16:21:25] ================ drm_test_rect_calc_hscale  ================
[16:21:25] [PASSED] normal use
[16:21:25] [PASSED] out of max range
[16:21:25] [PASSED] out of min range
[16:21:25] [PASSED] zero dst
[16:21:25] [PASSED] negative src
[16:21:25] [PASSED] negative dst
[16:21:25] ============ [PASSED] drm_test_rect_calc_hscale ============
[16:21:25] ================ drm_test_rect_calc_vscale  ================
[16:21:25] [PASSED] normal use
[16:21:25] [PASSED] out of max range
[16:21:25] [PASSED] out of min range
[16:21:25] [PASSED] zero dst
[16:21:25] [PASSED] negative src
[16:21:25] [PASSED] negative dst
[16:21:25] ============ [PASSED] drm_test_rect_calc_vscale ============
[16:21:25] ================== drm_test_rect_rotate  ===================
[16:21:25] [PASSED] reflect-x
[16:21:25] [PASSED] reflect-y
[16:21:25] [PASSED] rotate-0
[16:21:25] [PASSED] rotate-90
[16:21:25] [PASSED] rotate-180
[16:21:25] [PASSED] rotate-270
[16:21:25] ============== [PASSED] drm_test_rect_rotate ===============
[16:21:25] ================ drm_test_rect_rotate_inv  =================
[16:21:25] [PASSED] reflect-x
[16:21:25] [PASSED] reflect-y
[16:21:25] [PASSED] rotate-0
[16:21:25] [PASSED] rotate-90
[16:21:25] [PASSED] rotate-180
[16:21:25] [PASSED] rotate-270
[16:21:25] ============ [PASSED] drm_test_rect_rotate_inv =============
[16:21:25] ==================== [PASSED] drm_rect =====================
[16:21:25] ============ drm_sysfb_modeset_test (1 subtest) ============
[16:21:25] ============ drm_test_sysfb_build_fourcc_list  =============
[16:21:25] [PASSED] no native formats
[16:21:25] [PASSED] XRGB8888 as native format
[16:21:25] [PASSED] remove duplicates
[16:21:25] [PASSED] convert alpha formats
[16:21:25] [PASSED] random formats
[16:21:25] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[16:21:25] ============= [PASSED] drm_sysfb_modeset_test ==============
[16:21:25] ================== drm_fixp (2 subtests) ===================
[16:21:25] [PASSED] drm_test_int2fixp
[16:21:25] [PASSED] drm_test_sm2fixp
[16:21:25] ==================== [PASSED] drm_fixp =====================
[16:21:25] ============================================================
[16:21:25] Testing complete. Ran 667 tests: passed: 667
[16:21:25] Elapsed time: 27.432s total, 1.816s configuring, 25.147s building, 0.462s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[16:21:25] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[16:21:27] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[16:21:37] Starting KUnit Kernel (1/1)...
[16:21:37] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[16:21:37] ================= ttm_device (5 subtests) ==================
[16:21:37] [PASSED] ttm_device_init_basic
[16:21:37] [PASSED] ttm_device_init_multiple
[16:21:37] [PASSED] ttm_device_fini_basic
[16:21:37] [PASSED] ttm_device_init_no_vma_man
[16:21:37] ================== ttm_device_init_pools  ==================
[16:21:37] [PASSED] No DMA allocations, no DMA32 required
[16:21:37] [PASSED] DMA allocations, DMA32 required
[16:21:37] [PASSED] No DMA allocations, DMA32 required
[16:21:37] [PASSED] DMA allocations, no DMA32 required
[16:21:37] ============== [PASSED] ttm_device_init_pools ==============
[16:21:37] =================== [PASSED] ttm_device ====================
[16:21:37] ================== ttm_pool (8 subtests) ===================
[16:21:37] ================== ttm_pool_alloc_basic  ===================
[16:21:37] [PASSED] One page
[16:21:37] [PASSED] More than one page
[16:21:37] [PASSED] Above the allocation limit
[16:21:37] [PASSED] One page, with coherent DMA mappings enabled
[16:21:37] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[16:21:37] ============== [PASSED] ttm_pool_alloc_basic ===============
[16:21:37] ============== ttm_pool_alloc_basic_dma_addr  ==============
[16:21:37] [PASSED] One page
[16:21:37] [PASSED] More than one page
[16:21:37] [PASSED] Above the allocation limit
[16:21:37] [PASSED] One page, with coherent DMA mappings enabled
[16:21:37] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[16:21:37] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[16:21:37] [PASSED] ttm_pool_alloc_order_caching_match
[16:21:37] [PASSED] ttm_pool_alloc_caching_mismatch
[16:21:37] [PASSED] ttm_pool_alloc_order_mismatch
[16:21:37] [PASSED] ttm_pool_free_dma_alloc
[16:21:37] [PASSED] ttm_pool_free_no_dma_alloc
[16:21:37] [PASSED] ttm_pool_fini_basic
[16:21:37] ==================== [PASSED] ttm_pool =====================
[16:21:37] ================ ttm_resource (8 subtests) =================
[16:21:37] ================= ttm_resource_init_basic  =================
[16:21:37] [PASSED] Init resource in TTM_PL_SYSTEM
[16:21:37] [PASSED] Init resource in TTM_PL_VRAM
[16:21:37] [PASSED] Init resource in a private placement
[16:21:37] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[16:21:37] ============= [PASSED] ttm_resource_init_basic =============
[16:21:37] [PASSED] ttm_resource_init_pinned
[16:21:37] [PASSED] ttm_resource_fini_basic
[16:21:37] [PASSED] ttm_resource_manager_init_basic
[16:21:37] [PASSED] ttm_resource_manager_usage_basic
[16:21:37] [PASSED] ttm_resource_manager_set_used_basic
[16:21:37] [PASSED] ttm_sys_man_alloc_basic
[16:21:37] [PASSED] ttm_sys_man_free_basic
[16:21:37] ================== [PASSED] ttm_resource ===================
[16:21:37] =================== ttm_tt (15 subtests) ===================
[16:21:37] ==================== ttm_tt_init_basic  ====================
[16:21:37] [PASSED] Page-aligned size
[16:21:37] [PASSED] Extra pages requested
[16:21:37] ================ [PASSED] ttm_tt_init_basic ================
[16:21:37] [PASSED] ttm_tt_init_misaligned
[16:21:37] [PASSED] ttm_tt_fini_basic
[16:21:37] [PASSED] ttm_tt_fini_sg
[16:21:37] [PASSED] ttm_tt_fini_shmem
[16:21:37] [PASSED] ttm_tt_create_basic
[16:21:37] [PASSED] ttm_tt_create_invalid_bo_type
[16:21:37] [PASSED] ttm_tt_create_ttm_exists
[16:21:37] [PASSED] ttm_tt_create_failed
[16:21:37] [PASSED] ttm_tt_destroy_basic
[16:21:37] [PASSED] ttm_tt_populate_null_ttm
[16:21:37] [PASSED] ttm_tt_populate_populated_ttm
[16:21:37] [PASSED] ttm_tt_unpopulate_basic
[16:21:37] [PASSED] ttm_tt_unpopulate_empty_ttm
[16:21:37] [PASSED] ttm_tt_swapin_basic
[16:21:37] ===================== [PASSED] ttm_tt ======================
[16:21:37] =================== ttm_bo (14 subtests) ===================
[16:21:37] =========== ttm_bo_reserve_optimistic_no_ticket  ===========
[16:21:37] [PASSED] Cannot be interrupted and sleeps
[16:21:37] [PASSED] Cannot be interrupted, locks straight away
[16:21:37] [PASSED] Can be interrupted, sleeps
[16:21:37] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[16:21:37] [PASSED] ttm_bo_reserve_locked_no_sleep
[16:21:37] [PASSED] ttm_bo_reserve_no_wait_ticket
[16:21:37] [PASSED] ttm_bo_reserve_double_resv
[16:21:37] [PASSED] ttm_bo_reserve_interrupted
[16:21:37] [PASSED] ttm_bo_reserve_deadlock
[16:21:37] [PASSED] ttm_bo_unreserve_basic
[16:21:37] [PASSED] ttm_bo_unreserve_pinned
[16:21:37] [PASSED] ttm_bo_unreserve_bulk
[16:21:37] [PASSED] ttm_bo_fini_basic
[16:21:37] [PASSED] ttm_bo_fini_shared_resv
[16:21:37] [PASSED] ttm_bo_pin_basic
[16:21:37] [PASSED] ttm_bo_pin_unpin_resource
[16:21:37] [PASSED] ttm_bo_multiple_pin_one_unpin
[16:21:37] ===================== [PASSED] ttm_bo ======================
[16:21:37] ============== ttm_bo_validate (22 subtests) ===============
[16:21:37] ============== ttm_bo_init_reserved_sys_man  ===============
[16:21:37] [PASSED] Buffer object for userspace
[16:21:37] [PASSED] Kernel buffer object
[16:21:37] [PASSED] Shared buffer object
[16:21:37] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[16:21:37] ============== ttm_bo_init_reserved_mock_man  ==============
[16:21:37] [PASSED] Buffer object for userspace
[16:21:37] [PASSED] Kernel buffer object
[16:21:37] [PASSED] Shared buffer object
[16:21:37] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[16:21:37] [PASSED] ttm_bo_init_reserved_resv
[16:21:37] ================== ttm_bo_validate_basic  ==================
[16:21:37] [PASSED] Buffer object for userspace
[16:21:37] [PASSED] Kernel buffer object
[16:21:37] [PASSED] Shared buffer object
[16:21:37] ============== [PASSED] ttm_bo_validate_basic ==============
[16:21:37] [PASSED] ttm_bo_validate_invalid_placement
[16:21:37] ============= ttm_bo_validate_same_placement  ==============
[16:21:37] [PASSED] System manager
[16:21:37] [PASSED] VRAM manager
[16:21:37] ========= [PASSED] ttm_bo_validate_same_placement ==========
[16:21:37] [PASSED] ttm_bo_validate_failed_alloc
[16:21:37] [PASSED] ttm_bo_validate_pinned
[16:21:37] [PASSED] ttm_bo_validate_busy_placement
[16:21:37] ================ ttm_bo_validate_multihop  =================
[16:21:37] [PASSED] Buffer object for userspace
[16:21:37] [PASSED] Kernel buffer object
[16:21:37] [PASSED] Shared buffer object
[16:21:37] ============ [PASSED] ttm_bo_validate_multihop =============
[16:21:37] ========== ttm_bo_validate_no_placement_signaled  ==========
[16:21:37] [PASSED] Buffer object in system domain, no page vector
[16:21:37] [PASSED] Buffer object in system domain with an existing page vector
[16:21:37] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[16:21:37] ======== ttm_bo_validate_no_placement_not_signaled  ========
[16:21:37] [PASSED] Buffer object for userspace
[16:21:37] [PASSED] Kernel buffer object
[16:21:37] [PASSED] Shared buffer object
[16:21:37] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[16:21:37] [PASSED] ttm_bo_validate_move_fence_signaled
[16:21:37] ========= ttm_bo_validate_move_fence_not_signaled  =========
[16:21:37] [PASSED] Waits for GPU
[16:21:37] [PASSED] Tries to lock straight away
[16:21:37] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[16:21:37] [PASSED] ttm_bo_validate_swapout
[16:21:37] [PASSED] ttm_bo_validate_happy_evict
[16:21:37] [PASSED] ttm_bo_validate_all_pinned_evict
[16:21:37] [PASSED] ttm_bo_validate_allowed_only_evict
[16:21:37] [PASSED] ttm_bo_validate_deleted_evict
[16:21:37] [PASSED] ttm_bo_validate_busy_domain_evict
[16:21:37] [PASSED] ttm_bo_validate_evict_gutting
[16:21:37] [PASSED] ttm_bo_validate_recrusive_evict
[16:21:37] ================= [PASSED] ttm_bo_validate =================
[16:21:37] ============================================================
[16:21:37] Testing complete. Ran 102 tests: passed: 102
[16:21:37] Elapsed time: 12.195s total, 1.884s configuring, 10.096s building, 0.178s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/dma-buf/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/dma-buf/.kunitconfig
[16:21:37] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[16:21:39] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[16:21:47] Starting KUnit Kernel (1/1)...
[16:21:47] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[16:21:48] =============== dma-buf-fence (12 subtests) ================
[16:21:48] [PASSED] test_sanitycheck
[16:21:48] [PASSED] test_signaling
[16:21:48] [PASSED] test_add_callback
[16:21:48] [PASSED] test_late_add_callback
[16:21:48] [PASSED] test_rm_callback
[16:21:48] [PASSED] test_late_rm_callback
[16:21:48] [PASSED] test_status
[16:21:48] [PASSED] test_error
[16:21:48] [PASSED] test_wait
[16:21:48] [PASSED] test_wait_timeout
[16:21:48] [PASSED] test_stub
[16:21:48] [SKIPPED] test_race_signal_callback (requires at least 2 CPUs)
[16:21:48] ================== [PASSED] dma-buf-fence ==================
[16:21:48] ============ dma-buf-fence-chain (11 subtests) =============
[16:21:48] [PASSED] test_sanitycheck
[16:21:48] [PASSED] test_find_seqno
[16:21:48] [PASSED] test_find_signaled
[16:21:48] [PASSED] test_find_out_of_order
[16:21:53] [PASSED] test_find_gap
[16:21:53] [PASSED] test_find_race
[16:21:53] [PASSED] test_signal_forward
[16:21:53] [PASSED] test_signal_backward
[16:21:53] [PASSED] test_wait_forward
[16:21:53] [PASSED] test_wait_backward
[16:21:53] [PASSED] test_wait_random
[16:21:53] =============== [PASSED] dma-buf-fence-chain ===============
[16:21:53] ============ dma-buf-fence-unwrap (10 subtests) ============
[16:21:53] [PASSED] test_sanitycheck
[16:21:53] [PASSED] test_unwrap_array
[16:21:53] [PASSED] test_unwrap_chain
[16:21:53] [PASSED] test_unwrap_chain_array
[16:21:53] [PASSED] test_unwrap_merge
[16:21:53] [PASSED] test_unwrap_merge_duplicate
[16:21:53] [PASSED] test_unwrap_merge_seqno
[16:21:53] [PASSED] test_unwrap_merge_order
[16:21:53] [PASSED] test_unwrap_merge_complex
[16:21:53] [PASSED] test_unwrap_merge_complex_seqno
[16:21:53] ============== [PASSED] dma-buf-fence-unwrap ===============
[16:21:53] ================ dma-buf-resv (5 subtests) =================
[16:21:53] [PASSED] test_sanitycheck
[16:21:53] ===================== test_signaling  ======================
[16:21:53] [PASSED] kernel
[16:21:53] [PASSED] write
[16:21:53] [PASSED] read
[16:21:53] [PASSED] bookkeep
[16:21:53] ================= [PASSED] test_signaling ==================
[16:21:53] ====================== test_for_each  ======================
[16:21:53] [PASSED] kernel
[16:21:53] [PASSED] write
[16:21:53] [PASSED] read
[16:21:53] [PASSED] bookkeep
[16:21:53] ================== [PASSED] test_for_each ==================
[16:21:53] ================= test_for_each_unlocked  ==================
[16:21:53] [PASSED] kernel
[16:21:53] [PASSED] write
[16:21:53] [PASSED] read
[16:21:53] [PASSED] bookkeep
[16:21:53] ============= [PASSED] test_for_each_unlocked ==============
[16:21:53] ===================== test_get_fences  =====================
[16:21:53] [PASSED] kernel
[16:21:53] [PASSED] write
[16:21:53] [PASSED] read
[16:21:53] [PASSED] bookkeep
[16:21:53] ================= [PASSED] test_get_fences =================
[16:21:53] ================== [PASSED] dma-buf-resv ===================
[16:21:53] ============================================================
[16:21:53] Testing complete. Ran 50 tests: passed: 49, skipped: 1
[16:21:53] Elapsed time: 15.821s total, 1.827s configuring, 8.622s building, 5.333s running

+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel



^ permalink raw reply	[flat|nested] 6+ messages in thread

* ✓ Xe.CI.BAT: success for drm/i915: Reduce overhead in DC3CO transitions
  2026-10-13 16:11 [PATCH 0/2] drm/i915: Reduce overhead in DC3CO transitions Dibin Moolakadan Subrahmanian
                   ` (2 preceding siblings ...)
  2026-10-13 16:21 ` ✓ CI.KUnit: success for drm/i915: Reduce overhead in DC3CO transitions Patchwork
@ 2026-10-13 21:46 ` Patchwork
  3 siblings, 0 replies; 6+ messages in thread
From: Patchwork @ 2026-10-13 21:46 UTC (permalink / raw)
  To: Dibin Moolakadan Subrahmanian; +Cc: intel-xe

[-- Attachment #1: Type: text/plain, Size: 1520 bytes --]

== Series Details ==

Series: drm/i915: Reduce overhead in DC3CO transitions
URL   : https://patchwork.freedesktop.org/series/176062/
State : success

== Summary ==

CI Bug Log - changes from xe-5940-3bb5625e4dccd61506ad2815da07ac082e1df614_BAT -> xe-pw-176062v1_BAT
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  

Participating hosts (15 -> 15)
------------------------------

  No changes in participating hosts

Known issues
------------

  Here are the changes found in xe-pw-176062v1_BAT that come from known issues:

### IGT changes ###

#### Issues hit ####

  * igt@core_hotunplug@unbind-rebind:
    - bat-bmg-2:          [PASS][1] -> [ABORT][2] ([Intel XE#9463])
   [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5940-3bb5625e4dccd61506ad2815da07ac082e1df614/bat-bmg-2/igt@core_hotunplug@unbind-rebind.html
   [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-176062v1/bat-bmg-2/igt@core_hotunplug@unbind-rebind.html

  
  [Intel XE#9463]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/9463


Build changes
-------------

  * Linux: xe-5940-3bb5625e4dccd61506ad2815da07ac082e1df614 -> xe-pw-176062v1

  IGT_9143: 992e2bc5d5fcaef292ea89e3db5cb7a50b6edfc2 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
  xe-5940-3bb5625e4dccd61506ad2815da07ac082e1df614: 3bb5625e4dccd61506ad2815da07ac082e1df614
  xe-pw-176062v1: 176062v1

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-176062v1/index.html

[-- Attachment #2: Type: text/html, Size: 2085 bytes --]

^ permalink raw reply	[flat|nested] 6+ messages in thread

end of thread, other threads:[~2026-10-13 21:46 UTC | newest]

Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-10-13 16:11 [PATCH 0/2] drm/i915: Reduce overhead in DC3CO transitions Dibin Moolakadan Subrahmanian
2026-10-13 16:11 ` [PATCH 1/2] drm/i915/display: avoid logging " Dibin Moolakadan Subrahmanian
2026-10-13 16:11 ` [PATCH 2/2] drm/i915/dmc_wl: Avoid blocking on delayed wakelock release Dibin Moolakadan Subrahmanian
2026-10-13 16:24   ` sashiko-bot
2026-10-13 16:21 ` ✓ CI.KUnit: success for drm/i915: Reduce overhead in DC3CO transitions Patchwork
2026-10-13 21:46 ` ✓ Xe.CI.BAT: " Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox