Intel-XE Archive on lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] drm/xe/cri: Add new PCI IDs
@ 2026-11-11  5:50 Ranu Maurya
  2026-11-11  6:00 ` sashiko-bot
                   ` (4 more replies)
  0 siblings, 5 replies; 9+ messages in thread
From: Ranu Maurya @ 2026-11-11  5:50 UTC (permalink / raw)
  To: intel-xe; +Cc: Ranu Maurya

Add new CRI PCI IDs 0x6753, 0x6754, 0x6755 and 0x6756.

Bspec: 77979
Signed-off-by: Ranu Maurya <ranu.maurya@intel.com>
---
 include/drm/intel/pciids.h | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/include/drm/intel/pciids.h b/include/drm/intel/pciids.h
index ac858ed26df2..ab02bef262f1 100644
--- a/include/drm/intel/pciids.h
+++ b/include/drm/intel/pciids.h
@@ -906,7 +906,11 @@
 	MACRO__(0x674F, ## __VA_ARGS__), \
 	MACRO__(0x6750, ## __VA_ARGS__), \
 	MACRO__(0x6751, ## __VA_ARGS__), \
-	MACRO__(0x6752, ## __VA_ARGS__)
+	MACRO__(0x6752, ## __VA_ARGS__), \
+	MACRO__(0x6753, ## __VA_ARGS__), \
+	MACRO__(0x6754, ## __VA_ARGS__), \
+	MACRO__(0x6755, ## __VA_ARGS__), \
+	MACRO__(0x6756, ## __VA_ARGS__)
 
 /* NVL-P */
 #define INTEL_NVLP_IDS(MACRO__, ...) \
-- 
2.34.1


^ permalink raw reply related	[flat|nested] 9+ messages in thread
* [PATCH] drm/xe/cri: Add new PCI IDs
@ 2026-05-05  7:48 Balasubramani Vivekanandan
  2026-05-05 14:12 ` Gustavo Sousa
  0 siblings, 1 reply; 9+ messages in thread
From: Balasubramani Vivekanandan @ 2026-05-05  7:48 UTC (permalink / raw)
  To: intel-xe; +Cc: Balasubramani Vivekanandan

Add support for new CRI PCI IDs.

Signed-off-by: Balasubramani Vivekanandan <balasubramani.vivekanandan@intel.com>
---
 include/drm/intel/pciids.h | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/include/drm/intel/pciids.h b/include/drm/intel/pciids.h
index 33b91cb2e684..e32ef763427c 100644
--- a/include/drm/intel/pciids.h
+++ b/include/drm/intel/pciids.h
@@ -898,7 +898,11 @@
 
 /* CRI */
 #define INTEL_CRI_IDS(MACRO__, ...) \
-	MACRO__(0x674C, ## __VA_ARGS__)
+	MACRO__(0x674C, ## __VA_ARGS__), \
+	MACRO__(0x674D, ## __VA_ARGS__), \
+	MACRO__(0x674E, ## __VA_ARGS__), \
+	MACRO__(0x674F, ## __VA_ARGS__), \
+	MACRO__(0x6750, ## __VA_ARGS__)
 
 /* NVL-P */
 #define INTEL_NVLP_IDS(MACRO__, ...) \
-- 
2.43.0


^ permalink raw reply related	[flat|nested] 9+ messages in thread

end of thread, other threads:[~2026-11-12  9:08 UTC | newest]

Thread overview: 9+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-11-11  5:50 [PATCH] drm/xe/cri: Add new PCI IDs Ranu Maurya
2026-11-11  6:00 ` sashiko-bot
2026-11-12  8:20   ` Maurya, Ranu
2026-11-11  6:15 ` ✓ CI.KUnit: success for drm/xe/cri: Add new PCI IDs (rev2) Patchwork
2026-11-11  6:49 ` ✓ Xe.CI.BAT: " Patchwork
2026-11-11 12:07 ` ✓ Xe.CI.FULL: " Patchwork
2026-11-12  9:08 ` [PATCH] drm/xe/cri: Add new PCI IDs Vivekanandan, Balasubramani
  -- strict thread matches above, loose matches on Subject: below --
2026-05-05  7:48 Balasubramani Vivekanandan
2026-05-05 14:12 ` Gustavo Sousa

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox