From: Andrew Jones <ajones@ventanamicro.com>
To: kvm-riscv@lists.infradead.org
Subject: [PATCH 0/6] Add riscv tests to cover the base extension specs
Date: Thu, 29 Feb 2024 15:05:48 +0100 [thread overview]
Message-ID: <20240229-24c619ea4927156d28f68f74@orel> (raw)
In-Reply-To: <20240229124246.309304-1-cem@kernel.org>
On Thu, Feb 29, 2024 at 01:42:06PM +0100, cem at kernel.org wrote:
> From: Carlos Maiolino <cem@kernel.org>
>
> Hi,
>
> this is my first attempt to create tests to cover some functions of the riscv's
> SBI base implementation spec. The series also includes a couple helpers to
> reduce code duplication.
>
> Carlos Maiolino (6):
> riscv: Add test to probe SBI Extension
> riscv: Factor out environment variable check
> riscv: Implement test for architecture ID register
> riscv: Enable gen_report() to print the wrong value in case of test
> failure
> riscv: Test for specific SBI implementation ID
> riscv: Test for a SBI implementation ID range
>
> riscv/sbi.c | 95 ++++++++++++++++++++++++++++++++++++++++++++++-------
> 1 file changed, 83 insertions(+), 12 deletions(-)
>
> --
> 2.43.2
Hi Carlos,
If you can, please CC tech-prs at lists.riscv.org when posting SBI tests.
Thanks,
drew
next prev parent reply other threads:[~2024-02-29 14:05 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-29 12:42 [PATCH 0/6] Add riscv tests to cover the base extension specs cem
2024-02-29 12:42 ` [PATCH 1/6] riscv: Add test to probe SBI Extension cem
2024-03-01 8:25 ` Andrew Jones
2024-02-29 12:42 ` [PATCH 2/6] riscv: Factor out environment variable check cem
2024-03-01 8:28 ` Andrew Jones
2024-03-04 10:52 ` Carlos Maiolino
2024-02-29 12:42 ` [PATCH 3/6] riscv: Implement test for architecture ID register cem
2024-03-01 8:31 ` Andrew Jones
2024-02-29 12:42 ` [PATCH 4/6] riscv: Enable gen_report() to print the wrong value in case of test failure cem
2024-03-01 8:43 ` Andrew Jones
2024-03-05 8:05 ` Carlos Maiolino
2024-03-05 12:16 ` Andrew Jones
2024-03-01 8:46 ` Andrew Jones
2024-02-29 12:42 ` [PATCH 5/6] riscv: Test for specific SBI implementation ID cem
2024-03-01 8:45 ` Andrew Jones
2024-02-29 12:42 ` [PATCH 6/6] riscv: Test for a SBI implementation ID range cem
2024-03-01 8:52 ` Andrew Jones
2024-02-29 14:05 ` Andrew Jones [this message]
2024-02-29 14:12 ` [PATCH 0/6] Add riscv tests to cover the base extension specs Carlos Maiolino
2024-02-29 15:03 ` Andrew Jones
2024-02-29 15:31 ` Carlos Maiolino
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240229-24c619ea4927156d28f68f74@orel \
--to=ajones@ventanamicro.com \
--cc=kvm-riscv@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox