Kernel KVM virtualization development
 help / color / mirror / Atom feed
From: Andrew Jones <andrew.jones@linux.dev>
To: Samuel Holland <samuel.holland@sifive.com>
Cc: kvm@vger.kernel.org
Subject: Re: [kvm-unit-tests PATCH 3/3] riscv: Support UARTs with different I/O widths
Date: Sat, 22 Mar 2025 11:16:02 +0100	[thread overview]
Message-ID: <20250322-14825fb84bded49184f4c363@orel> (raw)
In-Reply-To: <20241210044442.91736-4-samuel.holland@sifive.com>

On Mon, Dec 09, 2024 at 10:44:42PM -0600, Samuel Holland wrote:
> Integration of ns16550-compatible UARTs is often done with 16 or 32-bit wide
> registers. Add support for these using the standard DT properties.
> 
> Signed-off-by: Samuel Holland <samuel.holland@sifive.com>
> ---
>  lib/riscv/io.c | 41 +++++++++++++++++++++++++++++++++++++++--
>  1 file changed, 39 insertions(+), 2 deletions(-)
> 
> diff --git a/lib/riscv/io.c b/lib/riscv/io.c
> index 8d684ccd..011b5b1d 100644
> --- a/lib/riscv/io.c
> +++ b/lib/riscv/io.c
> @@ -25,8 +25,34 @@
>   */
>  #define UART_EARLY_BASE ((u8 *)(unsigned long)CONFIG_UART_EARLY_BASE)
>  static volatile u8 *uart0_base = UART_EARLY_BASE;
> +static u32 uart0_reg_shift = 1;

I changed this to 0 (8-bit default).

Thanks,
drew

  reply	other threads:[~2025-03-22 10:16 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-12-10  4:44 [kvm-unit-tests PATCH 0/3] riscv: Improved bare metal support Samuel Holland
2024-12-10  4:44 ` [kvm-unit-tests PATCH 1/3] riscv: Add Image header to flat binaries Samuel Holland
2024-12-18 10:13   ` Andrew Jones
2024-12-18 23:06     ` Samuel Holland
2024-12-19  8:27       ` Andrew Jones
2025-03-22  9:18       ` Andrew Jones
2024-12-10  4:44 ` [kvm-unit-tests PATCH 2/3] riscv: Rate limit UART output to avoid FIFO overflows Samuel Holland
2024-12-10  4:44 ` [kvm-unit-tests PATCH 3/3] riscv: Support UARTs with different I/O widths Samuel Holland
2025-03-22 10:16   ` Andrew Jones [this message]
2024-12-18 10:06 ` [kvm-unit-tests PATCH 0/3] riscv: Improved bare metal support Andrew Jones
2025-03-22  9:16 ` [kvm-unit-tests PATCH 4/3] riscv: Support using SBI DBCN for the console Andrew Jones
2025-03-22  9:19 ` [kvm-unit-tests PATCH 0/3] riscv: Improved bare metal support Andrew Jones
2025-03-22 10:45 ` Andrew Jones

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20250322-14825fb84bded49184f4c363@orel \
    --to=andrew.jones@linux.dev \
    --cc=kvm@vger.kernel.org \
    --cc=samuel.holland@sifive.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox