Kernel KVM virtualization development
 help / color / mirror / Atom feed
From: Francesco Lavra <francescolavra.fl@gmail.com>
To: Neeraj Upadhyay <Neeraj.Upadhyay@amd.com>, linux-kernel@vger.kernel.org
Cc: bp@alien8.de, tglx@linutronix.de, mingo@redhat.com,
	 dave.hansen@linux.intel.com, Thomas.Lendacky@amd.com,
	nikunj@amd.com,  Santosh.Shukla@amd.com, Vasant.Hegde@amd.com,
	Suravee.Suthikulpanit@amd.com,  David.Kaplan@amd.com,
	x86@kernel.org, hpa@zytor.com, peterz@infradead.org,
	 seanjc@google.com, pbonzini@redhat.com, kvm@vger.kernel.org,
	 kirill.shutemov@linux.intel.com, huibo.wang@amd.com,
	naveen.rao@amd.com
Subject: Re: [PATCH v3 14/17] x86/apic: Add kexec support for Secure AVIC
Date: Fri, 11 Apr 2025 19:01:44 +0200	[thread overview]
Message-ID: <521b5214803d404766cb576af2b90fe3ec8326f2.camel@gmail.com> (raw)
In-Reply-To: <20250401113616.204203-15-Neeraj.Upadhyay@amd.com>

On Tue, 2025-04-01 at 17:06 +0530, Neeraj Upadhyay wrote:
> Add a apic->teardown() callback to disable Secure AVIC before
> rebooting into the new kernel. This ensures that the new
> kernel does not access the old APIC backing page which was
> allocated by the previous kernel. Such accesses can happen
> if there are any APIC accesses done during guest boot before
> Secure AVIC driver probe is done by the new kernel (as Secure
> AVIC would have remained enabled in the Secure AVIC control
> msr).
> 
> Signed-off-by: Neeraj Upadhyay <Neeraj.Upadhyay@amd.com>
> ---
> Changes since v2:
>  - Change savic_unregister_gpa() interface to allow GPA
> unregistration
>    only for local CPU.
> 
>  arch/x86/coco/sev/core.c            | 25 +++++++++++++++++++++++++
>  arch/x86/include/asm/apic.h         |  1 +
>  arch/x86/include/asm/sev.h          |  2 ++
>  arch/x86/kernel/apic/apic.c         |  3 +++
>  arch/x86/kernel/apic/x2apic_savic.c |  8 ++++++++
>  5 files changed, 39 insertions(+)
> 
> diff --git a/arch/x86/coco/sev/core.c b/arch/x86/coco/sev/core.c
> index 9ade2b1993ad..2381859491db 100644
> --- a/arch/x86/coco/sev/core.c
> +++ b/arch/x86/coco/sev/core.c
> @@ -1588,6 +1588,31 @@ enum es_result savic_register_gpa(u64 gpa)
>         return res;
>  }
>  
> +enum es_result savic_unregister_gpa(u64 *gpa)
> +{
> +       struct ghcb_state state;
> +       struct es_em_ctxt ctxt;
> +       unsigned long flags;
> +       struct ghcb *ghcb;
> +       int ret = 0;

This should be an enum es_result, and there is no need to zero-
initialize it.

> +
> +       local_irq_save(flags);

guard(irqsave)();

> +
> +       ghcb = __sev_get_ghcb(&state);
> +
> +       vc_ghcb_invalidate(ghcb);
> +
> +       ghcb_set_rax(ghcb, -1ULL);
> +       ret = sev_es_ghcb_hv_call(ghcb, &ctxt,
> SVM_VMGEXIT_SECURE_AVIC,
> +                       SVM_VMGEXIT_SECURE_AVIC_UNREGISTER_GPA, 0);
> +       if (gpa && ret == ES_OK)
> +               *gpa = ghcb->save.rbx;
> +       __sev_put_ghcb(&state);
> +
> +       local_irq_restore(flags);
> +       return ret;
> +}

  reply	other threads:[~2025-04-11 17:01 UTC|newest]

Thread overview: 30+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-04-01 11:35 [PATCH v3 00/17] AMD: Add Secure AVIC Guest Support Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 01/17] x86/apic: Add new driver for Secure AVIC Neeraj Upadhyay
2025-04-03 11:34   ` Thomas Gleixner
2025-04-03 11:42     ` Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 02/17] x86/apic: Initialize Secure AVIC APIC backing page Neeraj Upadhyay
2025-04-03 11:37   ` Thomas Gleixner
2025-04-03 11:44     ` Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 03/17] x86/apic: Populate .read()/.write() callbacks of Secure AVIC driver Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 04/17] x86/apic: Initialize APIC ID for Secure AVIC Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 05/17] x86/apic: Add update_vector callback " Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 06/17] x86/apic: Add support to send IPI " Neeraj Upadhyay
2025-04-03 11:45   ` Thomas Gleixner
2025-04-03 11:58     ` Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 07/17] x86/apic: Support LAPIC timer " Neeraj Upadhyay
2025-04-03 12:13   ` Thomas Gleixner
2025-04-03 12:36     ` Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 08/17] x86/sev: Initialize VGIF for secondary VCPUs " Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 09/17] x86/apic: Add support to send NMI IPI " Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 10/17] x86/apic: Allow NMI to be injected from hypervisor " Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 11/17] x86/sev: Enable NMI support " Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 12/17] x86/apic: Read and write LVT* APIC registers from HV for SAVIC guests Neeraj Upadhyay
2025-04-14 23:57   ` Liz Jordan
2025-04-01 11:36 ` [PATCH v3 13/17] x86/apic: Handle EOI writes " Neeraj Upadhyay
2025-04-07 15:45   ` Sean Christopherson
2025-04-07 16:19     ` Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 14/17] x86/apic: Add kexec support for Secure AVIC Neeraj Upadhyay
2025-04-11 17:01   ` Francesco Lavra [this message]
2025-04-01 11:36 ` [PATCH v3 15/17] x86/apic: Enable Secure AVIC in Control MSR Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 16/17] x86/sev: Prevent SECURE_AVIC_CONTROL MSR interception for Secure AVIC guests Neeraj Upadhyay
2025-04-01 11:36 ` [PATCH v3 17/17] x86/sev: Indicate SEV-SNP guest supports Secure AVIC Neeraj Upadhyay

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=521b5214803d404766cb576af2b90fe3ec8326f2.camel@gmail.com \
    --to=francescolavra.fl@gmail.com \
    --cc=David.Kaplan@amd.com \
    --cc=Neeraj.Upadhyay@amd.com \
    --cc=Santosh.Shukla@amd.com \
    --cc=Suravee.Suthikulpanit@amd.com \
    --cc=Thomas.Lendacky@amd.com \
    --cc=Vasant.Hegde@amd.com \
    --cc=bp@alien8.de \
    --cc=dave.hansen@linux.intel.com \
    --cc=hpa@zytor.com \
    --cc=huibo.wang@amd.com \
    --cc=kirill.shutemov@linux.intel.com \
    --cc=kvm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mingo@redhat.com \
    --cc=naveen.rao@amd.com \
    --cc=nikunj@amd.com \
    --cc=pbonzini@redhat.com \
    --cc=peterz@infradead.org \
    --cc=seanjc@google.com \
    --cc=tglx@linutronix.de \
    --cc=x86@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox