public inbox for kvm@vger.kernel.org
 help / color / mirror / Atom feed
From: Christian Borntraeger <borntraeger@linux.ibm.com>
To: Nico Boehr <nrb@linux.ibm.com>,
	frankja@linux.ibm.com, imbrenda@linux.ibm.com
Cc: kvm@vger.kernel.org, linux-s390@vger.kernel.org
Subject: Re: [PATCH v3 1/1] KVM: s390: pv: fix external interruption loop not always detected
Date: Mon, 13 Feb 2023 10:06:23 +0100	[thread overview]
Message-ID: <c8779382-c2f9-130d-f64a-7b3d596ab413@linux.ibm.com> (raw)
In-Reply-To: <20230213085520.100756-2-nrb@linux.ibm.com>



Am 13.02.23 um 09:55 schrieb Nico Boehr:
> To determine whether the guest has caused an external interruption loop
> upon code 20 (external interrupt) intercepts, the ext_new_psw needs to
> be inspected to see whether external interrupts are enabled.
> 
> Under non-PV, ext_new_psw can simply be taken from guest lowcore. Under
> PV, KVM can only access the encrypted guest lowcore and hence the
> ext_new_psw must not be taken from guest lowcore.
> 
> handle_external_interrupt() incorrectly did that and hence was not able
> to reliably tell whether an external interruption loop is happening or
> not. False negatives cause spurious failures of my kvm-unit-test
> for extint loops[1] under PV.
> 
> Since code 20 is only caused under PV if and only if the guest's
> ext_new_psw is enabled for external interrupts, false positive detection
> of a external interruption loop can not happen.
> 
> Fix this issue by instead looking at the guest PSW in the state
> description. Since the PSW swap for external interrupt is done by the
> ultravisor before the intercept is caused, this reliably tells whether
> the guest is enabled for external interrupts in the ext_new_psw.
> 
> Also update the comments to explain better what is happening.
> 
> [1] https://lore.kernel.org/kvm/20220812062151.1980937-4-nrb@linux.ibm.com/
> 
> Signed-off-by: Nico Boehr <nrb@linux.ibm.com>

Reviewed-by: Christian Borntraeger <borntraeger@linux.ibm.com>


> ---
>   arch/s390/kvm/intercept.c | 32 ++++++++++++++++++++++++--------
>   1 file changed, 24 insertions(+), 8 deletions(-)
> 
> diff --git a/arch/s390/kvm/intercept.c b/arch/s390/kvm/intercept.c
> index 0ee02dae14b2..2cda8d9d7c6e 100644
> --- a/arch/s390/kvm/intercept.c
> +++ b/arch/s390/kvm/intercept.c
> @@ -271,10 +271,18 @@ static int handle_prog(struct kvm_vcpu *vcpu)
>    * handle_external_interrupt - used for external interruption interceptions
>    * @vcpu: virtual cpu
>    *
> - * This interception only occurs if the CPUSTAT_EXT_INT bit was set, or if
> - * the new PSW does not have external interrupts disabled. In the first case,
> - * we've got to deliver the interrupt manually, and in the second case, we
> - * drop to userspace to handle the situation there.
> + * This interception occurs if:
> + * - the CPUSTAT_EXT_INT bit was already set when the external interrupt
> + *   occurred. In this case, the interrupt needs to be injected manually to
> + *   preserve interrupt priority.
> + * - the external new PSW has external interrupts enabled, which will cause an
> + *   interruption loop. We drop to userspace in this case.
> + *
> + * The latter case can be detected by inspecting the external mask bit in the
> + * external new psw.
> + *
> + * Under PV, only the latter case can occur, since interrupt priorities are
> + * handled in the ultravisor.
>    */
>   static int handle_external_interrupt(struct kvm_vcpu *vcpu)
>   {
> @@ -285,10 +293,18 @@ static int handle_external_interrupt(struct kvm_vcpu *vcpu)
>   
>   	vcpu->stat.exit_external_interrupt++;
>   
> -	rc = read_guest_lc(vcpu, __LC_EXT_NEW_PSW, &newpsw, sizeof(psw_t));
> -	if (rc)
> -		return rc;
> -	/* We can not handle clock comparator or timer interrupt with bad PSW */
> +	if (kvm_s390_pv_cpu_is_protected(vcpu)) {
> +		newpsw = vcpu->arch.sie_block->gpsw;
> +	} else {
> +		rc = read_guest_lc(vcpu, __LC_EXT_NEW_PSW, &newpsw, sizeof(psw_t));
> +		if (rc)
> +			return rc;
> +	}
> +
> +	/*
> +	 * Clock comparator or timer interrupt with external interrupt enabled
> +	 * will cause interrupt loop. Drop to userspace.
> +	 */
>   	if ((eic == EXT_IRQ_CLK_COMP || eic == EXT_IRQ_CPU_TIMER) &&
>   	    (newpsw.mask & PSW_MASK_EXT))
>   		return -EOPNOTSUPP;

  reply	other threads:[~2023-02-13  9:06 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-02-13  8:55 [PATCH v3 0/1] KVM: s390: pv: fix external interruption loop not always detected Nico Boehr
2023-02-13  8:55 ` [PATCH v3 1/1] " Nico Boehr
2023-02-13  9:06   ` Christian Borntraeger [this message]
2023-02-13  9:21   ` Janosch Frank
2023-02-13 12:00     ` Janosch Frank
2023-02-13 13:02       ` Nico Boehr

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c8779382-c2f9-130d-f64a-7b3d596ab413@linux.ibm.com \
    --to=borntraeger@linux.ibm.com \
    --cc=frankja@linux.ibm.com \
    --cc=imbrenda@linux.ibm.com \
    --cc=kvm@vger.kernel.org \
    --cc=linux-s390@vger.kernel.org \
    --cc=nrb@linux.ibm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox