* Query about arm Dcache/Icache ?
@ 2010-02-26 7:05 rocky
2010-03-04 17:15 ` Jamie Lokier
0 siblings, 1 reply; 2+ messages in thread
From: rocky @ 2010-02-26 7:05 UTC (permalink / raw)
To: linux-arm-kernel
Hi all:-)
From ARM920T, cache is split into Icache and Dcache.
Question: How does hardware know which part of binary program in memory
should loaded into Icache/Dcache?
Rocky
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20100226/6293e70d/attachment-0001.htm>
^ permalink raw reply [flat|nested] 2+ messages in thread
* Query about arm Dcache/Icache ?
2010-02-26 7:05 Query about arm Dcache/Icache ? rocky
@ 2010-03-04 17:15 ` Jamie Lokier
0 siblings, 0 replies; 2+ messages in thread
From: Jamie Lokier @ 2010-03-04 17:15 UTC (permalink / raw)
To: linux-arm-kernel
rocky wrote:
>
> Hi allJ
>
> >From ARM920T, cache is split into Icache and Dcache.
>
> Question: How does hardware know which part of binary program in
> memory should loaded into Icache/Dcache?
It loads code into Icache when executing it, and it loads data into
Dcache when accessed by memory instructions. Not very complicated :-)
(Some later ARMs can also load both speculatively,
which is a bit of a pain for DMA.)
-- Jamie
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2010-03-04 17:15 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-02-26 7:05 Query about arm Dcache/Icache ? rocky
2010-03-04 17:15 ` Jamie Lokier
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox