From: Will Deacon <will@kernel.org>
To: linux-arm-kernel@lists.infradead.org,
Mark Rutland <mark.rutland@arm.com>
Cc: catalin.marinas@arm.com, kernel-team@android.com,
Will Deacon <will@kernel.org>,
easwar.hariharan@linux.microsoft.com
Subject: Re: [PATCH 0/3] arm64: errata: Mitigate TLBI errata on various Arm CPUs
Date: Wed, 10 Jun 2026 13:14:24 +0100 [thread overview]
Message-ID: <178108852371.786933.719826336963783417.b4-ty@kernel.org> (raw)
In-Reply-To: <20260609101203.1512409-1-mark.rutland@arm.com>
On Tue, 09 Jun 2026 11:12:00 +0100, Mark Rutland wrote:
> A number of CPUs developed by Arm suffer from errata whereby a broadcast
> TLBI;DSB sequence may complete before the global observation of writes
> which are translated by an affected TLB entry.
>
> The ARM64_WORKAROUND_REPEAT_TLBI workaround is sufficient to mitigate
> the issue. This series enables the workaround on affected parts,
> requiring the addition of MIDR values for C1-Ultra and C1-Premium.
>
> [...]
Applied to arm64 (for-next/errata), thanks!
[1/3] arm64: cputype: Add C1-Ultra definitions
https://git.kernel.org/arm64/c/60349e64a6c6
[2/3] arm64: cputype: Add C1-Premium definitions
https://git.kernel.org/arm64/c/d28413bfc5a2
[3/3] arm64: errata: Mitigate TLBI errata on various Arm CPUs
https://git.kernel.org/arm64/c/cfd391e74134
I also pushed a patch on top to enable the workaround for Microsoft
Azure Cobalt 100 CPUs, as fb091ff39479 claims that is bug-compatible
with N2 r0p0 (+Easwar in case I got the erratum number wrong in the
documentation).
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
prev parent reply other threads:[~2026-06-10 12:14 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-09 10:12 [PATCH 0/3] arm64: errata: Mitigate TLBI errata on various Arm CPUs Mark Rutland
2026-06-09 10:12 ` [PATCH 1/3] arm64: cputype: Add C1-Ultra definitions Mark Rutland
2026-06-09 10:12 ` [PATCH 2/3] arm64: cputype: Add C1-Premium definitions Mark Rutland
2026-06-09 10:12 ` [PATCH 3/3] arm64: errata: Mitigate TLBI errata on various Arm CPUs Mark Rutland
2026-06-10 12:14 ` Will Deacon [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=178108852371.786933.719826336963783417.b4-ty@kernel.org \
--to=will@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=easwar.hariharan@linux.microsoft.com \
--cc=kernel-team@android.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=mark.rutland@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox